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Abstract 
 
 
 
 
 
 
The goal of this thesis is the analysis of the challenges and finding solutions for the design 
of mm-wave transceivers. The work presented here is focused on design of transmitter (TX) 
components, which are critical for the performance of the whole analog front-end. Phase-
locked loop (PLL) phase noise is optimized, an image-rejection filter and a high 1 dB 
compression point (P1dB) power amplifier (PA) are designed. 
The PLL phase noise optimization is presented and different PLL topologies are compared. 
A new optimized recipe for calculating PLL parameters of a forth order PLL is presented. 
Using this approach the spurious sidebands can be reduced by up to 10 dB. 
The image-rejection filter chapter analyzes the challenges related to the design of the 
integrated image–rejection filter. The analysis presented here is the first on integrated filters 
for the 60 GHz band, because the previously published work dealt with on-board filters. The 
main problems related to the design of integrated filters arise from the low quality factor of 
the integrated resonators. The effects are high insertion loss and low selectivity. Two 
measures to reduce the insertion loss of the image–rejection filters were suggested. One is to 
design the filter as broadband. This measure deteriorates selectivity, so the minimum required 
image–rejection will limit the width of the passband. The second measure is to design the 
filter as broadband with non-equidistant transmission zeros (i.e. asynchronously tuned filter). 
This measure will improve both the insertion loss and the image–rejection. 
The challenges related to the design of mm-wave PAs with high P1dB are analyzed and the 
procedure of the PA design is presented. The difficulties related to the PA design and layout 
are discussed and optimum solutions presented. Limits of different power combining 
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techniques for integrated PAs are discussed. Effects of poor on-chip ground connection are 
analyzed. Different causes for P1dB degradation are analyzed. The produced PA features a 
differential cascode topology. The layout is symmetrical and presents a virtual ground on the 
symmetry line for the differential signal. The optimized schematic and a symmetrically drawn 
layout resulted in a 17 dBm measured P1dB. It was the highest reported P1dB in 60 GHz 
SiGe PAs when it was published. 
The fully integrated TX was used for data transmission with data rate of 3.6 Gbit/s (with 
coding 4.8 Gbit/s) over 15 meters. This is the best result in the class of 60 GHz AFEs without 
beamforming. 
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Zusammenfassung 
 
 
 
 
 
 
Das Ziel dieser Arbeit ist die Analyse der Anforderung an mm-Wellen Funksysteme und 
das Aufzeigen von Lösungswegen zum erfolgreichen Entwurf solcher integrierten Systeme in 
SiGe Technologie. In der hier vorgelegten Arbeit untersuchte ich schwerpunktmäßig den 
Entwurf von Sender Komponenten, welche entscheidend für die Leistungsfähigkeit des 
gesamten HF-Funksystems sind. Das Phasenrauschen der Phasenregelschleife (PLL) wurde 
optimiert, Spiegelfrequemzfilter und Leistungsverstärker mit hohem 1 dB Kompressions-
Punkt (P1dB) wurden entworfen und als integriertes Senderchip hergestellt. 
Es werden hier Verfehren zur Optimierung des PLL Phasenrauschens dargestellt und 
verschiedene PLL Topologien verglichen. Ein neues optimiertes Verfahren zur Berechnung 
der Parameter einer PLL vierter Ordnung wird vorgestellt. Die Anwendung dieses Verfahrens 
ermöglichte es, die unerwünschten PLL Seitenbänder um bis 10 dB zu verringen. 
Im Kapitel Spiegelfrequenzfilter werden die Herausforderungen an den Entwurf von 
integrierten Spiegelfrequenzfiltern analysiert. Die hier dargestellte Analyse ist die erste für 
integrierte Filter im 60 GHz Frequenzbereich. Bisherige Veröffentlichungen basierten auf 
Dünnfilmtechnologiefilter. Die Hauptprobleme bezüglich des Entwurfs integrierter Filter 
basieren auf dem geringen Gütefaktor der integrierbaren Resonatoren. Die Folgen sind hohe 
Durchgangsdämpfung und geringe Selektivität. Zwei Methoden zur Verringerung der 
Durchgangsdämpfung werden dargestellt. Eine besteht im Entwurf dieser Filter als 
Breitbandfilter. Diese Methode verringert die Selektivität, so dass die minimal geforderte 
Unterdrückung der Spiegelfrequenz die Bandbreite begrenzt. Die zweite Methode besteht 
darin, den Filter als Breitband mit nicht-äquidistanten Transmissions-Nullstellen zu 
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entwerfen. Diese Methode verbessert gleichzeitig die Durchgangsdämpfung und die 
Unterdrückung der Spiegelfrequenz. 
Die Anforderungen an den Entwurf von mm-Wellen Leistungsverstärkern mit hohem P1dB 
werden analysiert und ein Entwurfsverfahren  für einen Leistungsverstärker wird dargelegt. 
Die Schwierigkeiten bezüglich des Designs und Layoutentwurfs des Leistungsverstärkers 
werden diskutiert und optimierte Lösungswege werden dargestellt. Die Grenzen 
verschiedener Richtkopplungstechniken für integrierte Leistungsverstärker werden 
präsentiert. Die Effekte schwacher Masseverbindungen auf dem Chip werden analysiert. 
Verschiedene Ursachen für P1dB Degradation werden untersucht. Der hergestellte 
Leistungsverstärker hat eine differentielle Kaskode Topologie. Sein Layout ist symmetrisch 
und besitzt eine virtuelle Masse an der Symmetrielinie für das differentielle Signal. Das 
optimizierte Schaltbild und das symmetrisch entworfene Layout führten zu einem gemessenen 
P1dB von 17 dBm. Das war der höchste bisher veröffentlichte P1dB bei 60 GHz für einen 
Leistungsverstärker in SiGe Technologie, als die Meßergebnisse publiziert wurden. 
Der vollintegrierter Sender wurde für eine Datenübertragung über 15 m mit einer Datenrate 
von 3,6 Gbit/s (mit Kodierung 4,8 Gbit/s) verwendet. Das ist das beste Ergebnis in der Klasse 
der 60 GHz Funksysteme ohne Beamforming. 
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1.1. Wireless Communication at 60 GHz 
Ever since the begin of radio-frequency (RF) wireless communication some 100 years ago, 
the development of communication systems has been rapid. The need for larger volume and 
data rate has grown tremendously. The limited RF bandwidth has pushed the development of 
the communication systems in the direction of optical fiber-based systems. Today, most cities 
have good fiber connection for transmission of large amount of data, but there is no such 
broadband connection to the end user. This is due to a set of problems (costly installation, 
long lead time, est.) commonly referred to as the last-mile problem. Furthermore, the 
available technology is not suitable for high data-rate, small distance, low cost wireless 
communication. 
There is a large ISM band of up to 9 GHz around 60 GHz that offers the possibility of 
wireless communication systems with large data-rate and has the capacity to offer the solution 
to the last-mile problem [1.1] – [1.3]. This frequency band had the attention already some 
years ago from different companies and research institutes [1.4], [1.5]. The uniqueness of the 
60 GHz band is related to the atmospheric absorption. Figure 1. 1 shows the atmospheric 
absorption of the mm-wave frequencies, with an attenuation peak at 60 GHz due to oxygen. 
This may seem as a disadvantage, but for a short distance it plays no significant role in the 
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systems link budget [1.2]. There are several reasons why the 60 GHz wireless communication 
is so attractive:  
 
Figure 1. 1 Atmospheric absorption of mm-wave frequencies over a 1-km path (from [1.3]). 
1. The large available bandwidth offers data transmission in the order of several Gbit/s 
over the distance of several meters. 
2. The unlicensed band means no need for time and money investment for companies 
to get the license.  
3. The oxygen absorption enables frequency reuse at much smaller distances than at 
other mm-wave frequencies. 
4. Antennas at 60 GHz are much more directive compared with the antennas at lower 
frequencies [1.2]. This together with the oxygen absorption makes a 60 GHz signal 
hard to intercept, because the signal will be focused and at larger distances too low 
for interception. This makes data transmission with such wireless systems much 
safer compared with the systems that operate at lower frequencies. 
These reasons were the driving force in the development of a 60 GHz wireless 
communication system in the WIGWAM project [1.6] and the follow-up EASY-A project 
[1.7]. 
We should point out that the 60 GHz band has one important disadvantage. The free-space 
loss (LFS) in this band is high. It is calculated using Friis transmission formula: 
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where ƒ is the signal frequency (in Hz), d is the distance between transmitter (TX) and 
receiver (RX) antennas (in m) and c is the velocity of EM waves in vacuum (in m/s). 
According to this formula the free-space loss at 60 GHz over 1 m is 68 dB. This is much 
higher loss than, for example, 46 dB at 5 GHz. This makes design of 60 GHz wireless 
communication systems much more difficult and limits the maximum distance of 
communication. In addition to this, the link budget is further strained by the limited TX output 
power and relatively high RX noise figure. For the line-of-sight (LOS) systems, high gain 
antennas can solve the link budget problem, and for the non line-of-sight (NLOS) systems, 
antenna arrays with beamforming can be used, but at the cost of higher complexity and price.  
Figure 1. 2 shows the current status of the spectrum allocation in different countries. The 
unlicensed spectrum spreads from 57 to 66 GHz, and most countries have a common range 
from 59 to 64 GHz. Different standards apply regarding the maximum radiated output power 
and maximum equivalent isotropic radiated power (EIRP). The current effort to finish IEEE 
802.15.3c and ECMA standards for 60 GHz systems demonstrate the interest on the side of 
the industry for this frequency range [1.8], [1.9]. 
 
Figure 1. 2 Spectrum allocation in the unlicensed 57-66 GHz band. 
The 60 GHz radio is envisaged for usage in a broad spectrum of wireless personal area 
networks (WPANs) and wireless local area networks (WLANs). Some of the possible 
applications are shown in Figure 1. 3. Others include entertainment systems on-board of 
aircrafts, trains and cars. A commercially very attractive application is wireless connection for 
high-definition TV (HDTV). 
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Figure 1. 3 Some possible applications for 60 GHz radio. 
1.2. IHP’s SiGe:C BiCMOS Technology 
An IHP’s SiGe technology was used to develop all the circuits of the analog front-end 
(AFE) and for the final integration of the transmitter and receiver in the WIGWAM and 
EASY-A projects. It is a SiGe:C BiCMOS 0.25 µm technology and it was presented in [1.10]. 
When the work on the AFE started it was the fastest IHP technology and presented the state-
of-the-art in the SiGe technologies. The progress achieved in increasing the speed of SiGe 
heterojunction bipolar transistors (HBTs) made SiGe technologies competitive with III/V 
technologies in the 60 GHz range and above [1.11]. 
Component Parameter Value 
NPN HBT Peak ƒT 180 GHz 
NPN HBT Peak ƒmax 220 GHz 
NPN HBT β 200 
NPN HBT BVCE0 1.9 V 
NPN HBT BVCB0 4.5 V 
NPN HBT VA 40 V 
MIM Capacitor C 1 fF/µm2 
Resistors Rsil, Rpnd, Rhigh Rsheet 7, 210, 1600 Ω/□ 
Table 1. I Overview of IHP’s SiGe:C BiCMOS technology. 
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The main parameters of the used HBTs and other components are presented in Table 1. I. 
The peak transit frequency (ƒT) of 180 GHz and the peak maximum frequency of oscillation 
(ƒmax) of 220 GHz are sufficient for the design of 60 GHz AFE circuits, but with ƒT being just 
three times the working frequency, the performance of the chips in terms of achievable gain 
and output power is limited. 
The transistors are available in size with 1 to 8 fingers. Size one transistor has drawn 
emitter dimensions 0.18×0.84 µm2. The used transistor model is VBIC (Vertical Bipolar Inter-
Company model). Silicon nitride (SiN) MIM capacitors are used with capacitance of 
1 fF/µm2. Three types of polysilicon resistors are available with sheet resistance of 7, 210 and 
1600 Ω/□. There are five aluminium metal layers. The top metal layer (TM2) is optional and 
has thickness of 3 µm. It is used for high-Q passive structures. The chips were produced with 
this metal layer. A varactor with MOS structure is also available. It is used in the design of 
voltage control oscillators (VCOs). 
1.3. Thesis Objective and Organization 
The work presented in this dissertation is largely related to my work in the WIGWAM and 
EASY-A projects. The goal of these projects was the development of 60 GHz wireless 
communication demonstrators with fully integrated transmitter (TX) and receiver (RX) chips 
fabricated in IHP’s SiGe technology. My tasks in the beginning were development of a power 
amplifier (PA), and image-rejection filter and the optimization of a phase-locked loop (PLL) 
(the PLL was earlier developed). Later, my work shifted to TX integration and AFE tests. 
The state-of-the-art at the beginning of the work was such that there were no reported 
integrated TXs or RXs working at 60 GHz. The first reported demonstrator from the 
WIGWAM project was worlds second [1.12], [1.13]. However, there was more work done 
related to specific 60 GHz AFE components [1.4]. 
The objectives of this thesis stem mostly from the project objectives, but partly include 
broader theoretical analysis, which is not related to the project goals. The goal of the thesis is 
the analysis of the challenges related to the design of mm-wave transceivers, and design of a 
60 GHz TX which improves the state-of-the-art. The objective for the PA is the analysis of 
the challenges related to the design of integrated SiGe mm-wave power amplifiers, and 
development of a PA, which improves the state-of-the-art. PA design is very important 
because it significantly affects the performance of the whole TX. The objective for the image-
rejection filter is the analysis of achievable results for integrated mm-wave filters, and 
development of a filter with sufficient image-rejection. The objective for the PLL is 
optimization of the PLL noise performance with respect to the performance of the whole TX 
and RX. The dissertation additionally deals with the optimization of the PLL parameters, 
which is not related to the project goals. It presents comparison of different PLL topologies 
and introduces a new approach for their calculation. 
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Since the AFE design was a team work it is sometimes hard to draw a line between my own 
work and the work of my colleagues. Furthermore, neither is my work restricted to the TX 
(the PLL is also used in the RX), nor is the TX solely my work (the upconversion mixer and 
the first version of the PLL were done by my colleagues). The results which are not my own, 
but are important for the topic will be only briefly presented. 
In addition to presenting results of my work, the dissertation contains short theoretical 
overview for the topics of my work (PLL, image-rejection filter and PA). The presented 
theory is selective in sense that it is relevant to the specific design. Other topics such as mixer 
design or transmitter topology are not accompanied with relevant theory section. 
The next chapter deals with the AFE and specifically with the transmitter architecture. 
Different versions of the AFE are presented. The chapter also presents the required 
parameters for the TX components: the PLL, image-rejection filter and PA. Other TX 
components (the upconversion mixer and preamplifier) are also briefly presented. 
The third chapter presents the relevant PLL theory, PLL optimisation, the new approach in 
calculating the PLL parameters, the PLL design and the measurement results. 
The fourth chapter deals with the image-rejection filter. The theory and the design of 
different filter types are presented with their measurement results. 
The fifths chapter introduces the PA design theory, discusses different mm-wave PA design 
issues and presents the measured results. 
The sixth chapter presents measurement results for different versions of the transmitter. 
The last chapter summarizes the presented work and its results. 
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Chapter 2 
 
Transmitter Architecture 
 
 
 
 
 
 
 
 
2.1. Introduction 
This chapter presents the main performance requirements for the 60 GHz wireless 
communication system that was developed. The envisaged application scenarios are briefly 
presented. The effect of the performance requirements on the TX and RX architecture is 
presented. Different versions of the TX that were developed are also presented and the TX 
topology choice is discussed. The required performance of the TX is analysed and the 
performance parameters of the TX components are calculated. The upconversion mixer and 
the preamplifier are presented. 
2.2. Application Scenarios and TX Requirements 
The 60 GHz AFE was envisaged for different kinds of application scenarios. They entail 
WLAN, video streaming, file download and others. One example is an entertainment system 
on-board a plane. Another example is a kiosk for sales of large files such as movies or games, 
which would be downloaded to a portable storage device. 
System level calculations and simulations were done to estimate the needed performance 
parameters for the AFE, which would enable the desired performance for the system. The 
calculations and simulations have given two main requirements for the transmitter. One is 
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supplying 10 dBm output signal at 60 GHz with low level of nonlinearities. The other is low 
level of PLL phase noise. 
The chosen modulation is orthogonal frequency division multiplex (OFDM). It has 
important advantages of high spectral efficiency and robustness to multipath. Disadvantages 
include relatively complex AFE and baseband (BB) (compared with single carrier 
modulation), and the main disadvantage is high peak-to-average power ration (PAPR). 
Based on system level calculations and simulations the following requirements are derived:  
PLL. In order to allow detection in the RX with low BER, PLL phase noise must be 
optimized. The RMS phase error of the PLL signal has to be minimized. The simulations have 
shown that the RMS phase error after common phase error (CPE) correction has to be below 3 
degrees to achieve the desired performance. 
The system is not sensitive to the PLL spurs, but they should be below –30 dBc, and they 
can be neglected if they are below –40 dBc. 
Image–rejection filter. The image-rejection should be at least 30 dB. For the second 
version of the AFE with IF 12 GHz, this is not difficult to achieve. For the first version with 
5 GHz IF, this is difficult, so the requirement was split to 20 dB image–rejection for the filter 
and 10 dB for the PA. 
PA. In order to amplifier an OFDM modulated signal without significant amplitude 
distortion, the signal at the output has to be several decibels below the 1 dB compression point 
(P1dB) of the amplifier. The simulations showed that for 16-QAM modulation the back-off 
from P1dB should be 5 dB for frame error rate (FER) below 1 %. For QPSK the back-off can 
be just 1 dB for FER below 1 %. Introducing back-off is not desired because it brings loss in 
the link-budget and low power efficiency of the transmitter power amplifier. 
The PA has to to be optimized for high linear output power. The required P1dB is at least 
10 dBm. More is highly desirable because it directly improves the performance of the whole 
communications system. Due to the low mixer output P1dB and filter insertion loss, the gain 
has to be at least 25 dB. Several dBs more of gain is an advantage – they serve as a reserve 
against gain drop due to process variation or high temperature. The PA should be selective at 
the image frequency and provide at least 10 dB of image rejection. 
2.2.1. Link Budget Calculation 
The maximum distance of communication for a given system is limited by the minimum 
signal-to-noise ratio (SNRmin) of the received signal, which is sufficient for its detection. The 
value of SNRmin depends on several factors, but the main are the used modulation scheme and 
Chapter 2    Transmitter Architecture 
 
 9 
the maximum acceptable error rate (usually bit/symbol error rate or FER). For a LOS system, 
the maximum distance can be calculated from the link budget: 
[ ] ( ) RXARXFSATXTXTXoutRXin LGdLGLPdBmP −+−+−=   (2.1) 
where PRxin is received signal power (in dBm); PTxout is transmitter output power (in dBm); 
LTX are transmitter losses (in dB); GATX is transmitter antenna gain (in dBi); LFA(d) is free-
space path loss and from Equ. (1.1) at 60 GHz LFA(d) = 68dB+20log(d[m]); GARX is receiver 
antenna gain (in dBi) and LRX are receiver losses (in dB). 
Thermal noise level (N0) at the input of the receiver at temperature T (in K) is given as: 
kTN =0 , where k is Boltzmann’s constant (k = 1.38×10–23 J/K). At room temperature T = 
290 K, the thermal noise level is –174 dBm/Hz. The power of the noise in the bandwidth of 
interest B is given as: 
[ ] ( ) [ ]( )HzBdBmkTBdBmPn log10174log10 +−==   (2.2) 
If F is the RX noise figure, the SNR of the received signal in the presence of only thermal 
noise is given as: 
[ ] FPPdBSNR nRXin −−=   (2.3) 
In reality the transmitted signal is not ideal and has some noise (PN,TX – level at the input of 
RX), giving the total SNR of the received signal: 
[ ] ( )( )kTBFPPdBSNR TXNRXin += ,/log10   (2.4) 
Finally, for maximum transmission distance dmax, we get minimum SNR:  
[ ]
( ) ( )kTBFPLGddBGLP
dBSNR
TXNRXARXATXTXTXout +−−+−−+−
=
,max
min
log10log2068
 
 (2.5) 
2.3. TX Topology 
The AFE was produced in two versions. In both cases it features heterodyne topology, but 
with different intermediate frequency (IF). The heterodyne topology is widely used in 
wireless transceivers. It is more complex then the homodyne topology, but doesn’t share the 
problems related to DC offset, LO leakage and even-order distortions, which are common in 
homodyne transceivers. 
The block diagram of the first version of the AFE is shown in Figure 2. 1. The baseband 
provides I and Q signals for the first chip – an I/Q modulator. The differential output is fed 
into a 60 GHz transmitter. On the receiver side, the signal is first downconverted in a 60 GHz 
receiver chip, and then in an I/Q demodulator. The IF frequency in the first version is 
5.25 GHz (for simplicity, it will be later in text referred to as 5 GHz). It was chosen for 
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compatibility with IEEE 802.11a standard, so that the 60 GHz chips can be used with 
commercial UWB systems. The PLL frequency used for the second upconversion (in the 
60 GHz TX and RX chips) is 56 GHz. Signal bandwidth is 360 MHz (I and Q have 180 MHz 
bandwidth each). 
BB Input Signal
60 GHz
Link
60 GHz
TX Chip
60 GHz
RX Chip
I Q I Q
I/Q
Modulator
Chip
I/Q
Demodulator
Chip
BB Output Signal
 
Figure 2. 1 AFE block diagram. 
In the second version of the AFE, the IF chips and 60 GHz chips are integrated giving one 
TX and one RX chip. The AFE features a modified heterodyne topology – called sliding-IF. It 
allows using only one PLL with a VCO working at 48 GHz. The IF frequency is generated 
dividing the VCO signal by four (12 GHz). When a PLL reference is changed both the PLL 
and IF frequencies change (slide) – giving the name sliding IF. Signal bandwidth is 1.7 GHz 
(I and Q have 850 MHz bandwidth each). In addition to having just one PLL, this topology is 
advantageous because high IF makes the design of IF circuitry easier for such broadband 
input signals. 
The upconversion to the IF frequency of 5 GHz (12 GHz for second version) uses 
quadrature modulation for image suppression. Details of the 5 GHz IF chips are presented in 
[2.2]. The second upconversion is done in a single mixer with a 56 GHz (48 GHz) signal. The 
result is double-sideband spectrum with signal at 61 GHz (60 GHz) and out-of-band image at 
51 GHz (36 GHz), which has to be attenuated. 
The 60 GHz TX is realised in three versions. The first two are for the first version of the 
AFE with 5 GHz IF. The third TX version is for the second AFE version with 12 GHz IF. 
2.3.1. Version I TX Topology 
The block diagram of the version I TX is show in Figure 2. 2. The TX consists of an 
upconversion mixer, phase-locked loop, a preamplifier, an image-rejection filter and a power 
amplifier. The mixer, PLL, preamplifier and PA are differential. The image-rejection filter is 
single-ended. Since the first version of the antenna was single-ended, the TX was not 
designed as fully differential. It was simplified by terminating (on-chip) one preamplifier and 
one PA output with 50 Ω, and using only one image-rejection filter. Since the filter is 
relatively large, the chip is smaller. 
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Preamplifier
Image-rejection
Filter
Power
AmplifierMixer
60GHz
Output
5GHz
Input
PLL
56GHz
 
Figure 2. 2 Transmitter version I block diagram. 
2.3.2. Version II TX Topology 
The block diagram of the version II TX is show in Figure 2. 3. This version is very similar 
to the version I, except that it is fully differential. Two image-rejection filters are 
implemented for the differential signal, and the output signal is fed into a differential on-board 
Vivaldi antenna. 
  
2.3.3. Version III TX Topology 
The block diagram of the version III TX is show in Figure 2. 4. This is a fully integrated 
TX, which includes I and Q mixers for IF quadrature upconversion, an IF amplifier, an 
upconverstion mixer, two image-rejection filters and a PA. 
IF circuitry was redesigned for 12 GHz IF frequency and for broadband I and Q input 
signals (850 MHz bandwidth each). The gain in the IF stage and sideband suppression of I 
and Q mixers can be controlled with an integrated SPI. 
Preamplifier
Image-rejection
Filters
Power
AmplifierMixer
60GHz
Output
5GHz
Input
PLL
56GHz
 
Figure 2. 3 Fully differential transmitter version II block diagram. 
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Figure 2. 4 Fully integrated differential transmitter version III block diagram. 
In contrast to the first two TX versions, the preamplifier was here omitted. High enough IF 
signal level, mixer output P1dB and low filter insertion loss made the omission possible. 
2.3.4. Upconversion Mixer 
The IF signal from the I/Q modulator is upconverted in the mixer with the 56 GHz 
oscillator signal from the integrated PLL. The result is a double-sideband spectrum with a 
signal at 61 GHz and an out-of-band image at 51 GHz. 
 
Figure 2. 5 Simplified schematic of the upconversion mixer. 
The upconversion mixer features the Gilbert cell topology. The mixer is optimized for high 
linearity and output power. To achieve a high voltage swing at the output, a large resistor 
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value is required for the load resistor RC. However, the voltage drop across the resistor 
increases with increasing load resistance. This will deteriorate the transistor performance. A 
200 Ω load resistor represents a good trade-off. When the 5 GHz signal is upconverted to 
61 GHz, there is a conversion loss. The maximum output P1dB while using the smallest 
transistors is –15 dBm, –12 dBm differential. The simplified schematic of the mixer is shown 
in Figure 2. 5. Transistors Q1 to Q6 together with two load resistors RC form the Gilbert cell 
core. 
The mixer draws 10 mA from a 3.5 V supply. For optimal performance, the mixer requires 
a 4 dBm differential input signal at 56 GHz from the PLL. 
This mixer was designed by a colleague and it was used for TX, version I and II, with 
5 GHz IF. The mixer for TX version III with 12 GHz IF was my design. It was essentially a 
redesign of the first version and has the same schematic as in Figure 2. 5. The redesign had 
two goals: 
1. To optimize the frequency characteristic for 12 GHz input. 
2. To increase the output P1dB to –7 dBm, –4 dBm differential. This was done to omit 
the preamplifier, because with stronger signal at the output of the mixer and less 
insertion loss in the image–rejection filter the signal at the input of the PA was 
sufficient to drive it without degrading output P1dB. 
The output power of the mixer was increased by using the new faster HBT transistors at the 
cost of higher power consumption. The load resistor RC is 140 Ω. The new mixer draws 
25 mA from a 3.3 V supply. Higher power consumption of 47 mW pays off because the 
omitted preamplifier consumes 156 mW. 
2.3.5. Preamplifier 
The preamplifier design is based on the 60 GHz low-noise amplifier (LNA) design 
presented in [2.1]. The LNA was designed by a colleague, and the preamplifier was my 
design. The purpose of the preamplifier is to provide additional gain for the 60 GHz signal. 
This is needed because the mixer P1dB is low, and the image–rejection filter has relatively 
high insertion loss. 
The preamplifier features a three-stage common-emitter differential topology. Figure 2. 6 
shows the simplified schematic. Inductors for matching are realized as metal lines. The loss of 
microstrip transmission lines (TLs) is high due to the relatively thin silicon dioxide layer 
between the top metal and ground metal. When this circuit was designed only four metal 
layers were available, so metal4 was used for TLs. Later metal5 was made available (called 
top-metal1 TM1). In order to obtain a symmetrical design, a single-ended preamplifier was 
laid out first, and then it was copied upside down. The emitters of the differential pairs are 
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connected directly to the chip ground. By doing so, the preamplifier is pseudo differential and 
single-ended measurable, but it has no common-mode rejection. 
 
Figure 2. 6 Simplified schematic of the preamplifier. 
It has a measured gain of 18 dB at 61 GHz and output P1dB of 3 dBm. The preamplifier 
consumes 60 mA from a 2.6 V supply. The frequency characteristic is broadband resulting in 
minor image-rejection capability of 2–to–3 dB. 
The preamplifier was used in TX version I and II, and it was omitted in version III. 
2.4. Summary 
This chapter presented the main application scenarios and AFE versions. System level 
calculations and simulations were done to estimate the needed performance parameters for the 
AFE, and  two main requirements for the transmitter were given. One is supplying 10 dBm 
output signal at 60 GHz with low level of nonlinearities. The other is low level of PLL phase 
noise. Specific requirements for the PLL, image-rejection filter and PA were presented. 
Three TX versions were presented. Two TX components, the upconversion mixer and 
preamplifier were described.  
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3.  
3.1.  Introduction 
This chapter presents the phase-locked loops (PLLs), which are used in the AFE version I 
and II. The PLL for the AFE version I (56 GHz) is an optimized design from a PLL which 
was designed by a colleague. The first section presents basic theory of the used PLL. Issues of 
the PLL functionality and stability are addressed together with the important issue of noise 
performance of a PLL. The calculation of the PLL bandwidth and phase margin for the 
minimum RMS phase error is presented. 
The following section presents existing recipes for PLL parameter calculation. A new 
recipe for the forth-order PLL parameter calculation is presented. It may be used for achieving 
better spur suppression or for calculation of PLL parameters, which are easier for 
implementation, such as smaller LPF capacitors or lower charge-pump current. 
Different PLL topologies are presented in the fifth section. These topologies are compared 
for their phase noise performance and spur suppression. We also analyze which topology is 
optimal for certain design requirement. 
PLL measurement results are presented, as well as measured noise performance of the 
whole system, which is mainly influenced by the 56/48 GHz PLL. 
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3.2. PLL Theory 
Phase−locked loops have broad and diverse usage. Most important applications are: 
generation of signals with stable frequency, recovery of signals from a noisy communication 
channel and clock distribution in digital logic designs. PLLs are used in transceivers to deliver 
a clean (low phase noise), stable signal with well defined frequency for up- or 
downconversion. There are two main analog PLL types. A PLL type I uses a phase detector 
for phase comparison, and a PLL type II uses a phase-frequency detector and a charge pump. 
PLL type II is used more broadly today, because it has better locking capabilities. Since both 
the 56 GHz PLL used in AFE version I and the 48 GHz PLL used in AFE version II are type 
II, the theoretical analysis will focus on this type. 
3.2.1. Type I PLL 
Basic PLL is presented in Figure 3. 1. This is a type I PLL. It consists of a phase detector 
(PD), a lowpass filter (LPF) and a voltage-control oscillator (VCO). It may additionally have 
a divider, shown in Figure 3. 1. as a block N, where n represents the division ratio. Before 
explaining the working principle of a PLL, let us first examine the function of each 
component. 
PD LPF VCO
N
ƒin ƒout
 
Figure 3. 1 Basic type I phase−locked loop. 
3.2.1.1. Type I PLL Components 
Phase detector is a component with two inputs and one output. The signal at the output is a 
dc voltage directly proportional to the phase difference (∆φ) of the two input periodical 
signals, i.e.: 
ϕ∆= PDout Kv   (3.1) 
where KPD represents the gain of the phase detector (in V/rad). The PD input-output transfer 
function in s-domain (after Laplace transformation) is a constant: 
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( ) PDout KsV =∆Φ   (3.2) 
A phase detector is usually a multiplier, which is realized as a Gilbert cell. The transfer 
function of such phase detector is the sinusoidal function ( )cos( ϕ∆= PDout Kv ), which is a 
good approximation of the ideal linear function for ∆φ ≈ π⁄2. 
Lowpass Filter. A simple lowpass filter, which is used for the type I PLL analysis here, is 
shown in Figure 3. 2. The voltage transfer function of this filter in s-domain is given by: 
( )
p
s
sF
ω
+
=
1
1
 
 (3.3) 
where ωp = 1/(RC). We should note here, that for a type II PLL, the signal at the input of the 
filter is current, and the output is voltage resulting in transimpedance transfer function 
(Vout/Iin(s)). 
C
R
VoutVin
 
Figure 3. 2 Simple lowpass filter for the type I PLL. 
Voltage-controlled oscillator. An oscillator with the output frequency, which can be 
varied by a voltage is called a voltage-controlled oscillator. In LC oscillators this variation is 
usually done by introducing a variable capacitance (usually a reverse-biased diode – varicap) 
in the oscillator tank. The output signal frequency of an ideal VCO is a linear function of a 
control voltage (Vctrl): 
ctrlVCOout VK+= 0ωω   (3.4) 
where ω0 is the “free-running” frequency (or frequency for Vctrl = 0V), and KVCO is the “gain” 
of the VCO (in rad/V). The angular frequency ω0 may not have any physical meaning. It is 
present in the equation (3.4) because for the range of Vctrl the output frequency is not zero. 
The phase of the output signal is the integral of frequency with respect to time, so it can be 
expressed by: 
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( ) 0
0
00 ϕωωϕ ++=+= ∫∫
∞−
t
ctrlVCO
t
ctrlVCOout dtVKtdtVKtt   (3.5) 
where φ0 is the phase for t = 0. The transfer function of a VCO for the input signal Vctrl(t) and 
output signal φout(t) in s-domain is given by: 
( )
s
K
s
V
VCO
ctrl
out
=
Φ
 
 (3.6) 
Divider. A divider, with a division ratio n, for a periodic input signal, with frequency ƒin, 
produces a periodic signal at the output with frequency ƒout = ƒin/n. The integration of this 
equation gives the relation for the input and output signal phase: 
( ) ( ) 0ϕϕϕ +=
n
t
t inout   (3.7) 
where φ0 is the phase for t = 0. φ0 represents the phase delay of the divider. The phase transfer 
function of a divider in s-domain is given by: 
( )
N
s
in
out 1
=
Φ
Φ
 
 (3.8) 
3.2.1.2. Type I PLL Operating Principle 
A phase-locked loop is a feedback system. Unlike usual feedback systems which operate on 
the voltage, the PLL operates on the excess phase of periodic signals. The phase detector 
generates a signal whose dc voltage is proportional to the phase difference of the PLL input 
signal and VCO output signal. It means that it converts the excess phase signal into a dc 
voltage. The LPF filters the PD output signal, and provides the dc voltage, which controls the 
oscillating frequency of the VCO directly, and the signal phase indirectly. We may see that 
the loop signal is converted from the phase to dc voltage and back to the phase. 
The PLL may be in a dynamic or static state. Figure 3. 3 shows PLL signals when the PLL 
is in a static state. The phase difference between the PLL input signal and the PLL (VCO) 
output signal (∆φ) is then constant. When this phase difference is constant, the PLL is said to 
be locked (hence the name: phase-locked loop). In that case, the phase detector gives a signal 
with constant dc value. The PD signal is filtered by the LPF. The output LPF dc voltage (i.e. 
PD dc voltage) determines the frequency of the VCO signal. The VCO signal frequency is 
constant resulting in constant phase difference, ∆φ. 
Constant phase difference between the input and output signal means that the VCO 
oscillates at the frequency of the input signal. If the PLL has a divider with division ratio n, 
the VCO will oscillate at the frequency n times higher than that of the input signal, i.e. ƒout = 
nƒin. 
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Figure 3. 3 Type I PLL signals when the PLL is locked. 
 
Figure 3. 4 Type I PLL signals while the PLL is locking. 
The phase difference of the locked state ∆φ depends on the input frequency and PD 
architecture. If ƒout = nƒin for Vctrl = 0, then the phase difference will depend only on the PD 
architecture. The phase detector used to generate signals in Figure 3. 3 has digital output with 
values ±V0. The phase difference in Figure 3. 3 is 180° because the PD in that case gives 
signal with zero dc component, which doesn’t change the LPF output and the VCO frequency. 
If a PD signal has values 0 and V0, the locked state phase difference would be zero, so no V0 
peaks would be created and the dc voltage would be zero. A PD realized as a multiplier with 
Gilbert cell has an analogue output signal, which equals zero for input phase difference of 90° 
(as explained in the PD section).Let us now examine what happens when the input frequency 
is changed by a small percentage. The input frequency and the VCO frequency are now 
different and the phase difference at the PD input grows with time. The PD starts generating 
signal with a different dc value and it changes the LPF output dc signal. This in turn changes 
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the VCO frequency. In other words, the PLL (VCO) frequency tracks the input frequency 
changes. This process is hence called tracking. Figure 3. 4 shows PLL signals during this 
process. 
The PLL is back in the static state only when both the input and output frequency are equal 
and the phase difference ∆φ has the proper value (which is in our case 180°) [4.1]. During the 
process of locking, the input and output frequency may be equal at certain point in time, but if 
the phase difference is not right, the PLL will again change the VCO frequency, for a while, 
in order to compensate for the phase difference. 
When the phase difference ∆φ varies with time, the PLL is not locked. In the unlocked state 
we differentiate two situations. One happens when the PLL is locked and the input frequency 
changes a little. The PLL adjusts to the input change by following or tracking the input 
frequency. The second situation happens when the input frequency changes a lot (i.e. fast 
increase in phase difference), or when the PLL has just been switched on. The PLL is then in 
the state of acquisition. It is clear that the PLL cannot lock to the input signal, if the input 
frequency is out of the VCO range. The VCO range is determined by the maximum dc voltage 
span that the PD can generate at the output of the LPF. 
The question if and how the PLL locks is essential for PLL usage. The process of locking is 
a nonlinear phenomenon, which is, as such, difficult to analyze. Type I PLL acquisition is not 
of our interest and will not be discussed here. More detailed discussion of this phenomenon is 
given in [3.1-3]. The most important result of the analysis is that type I PLLs have a smaller 
acquisition range than the tracking range [3.1]. 
However, transient response of a PLL can be analyzed using a linear approximation and 
this analysis is important to understand PLL functioning. 
3.2.2. Type II PLL 
The main disadvantage of the type I PLL is that the acquisition range is smaller than the 
tracking range. Type II PLL (shown in Figure 3. 5) has a phase/frequency detector (PFD) and 
a charge pump (CP) instead of the phase detector. PFD detects both the frequency and phase 
and enables the PLL to lock to any input frequency within the VCO range (provided that the 
PLL can supply the required VCO Vctrl voltage). 
3.2.2.1. Type II PLL Components 
Phase/Frequency Detector. The PFD compares the two periodic input signals (A and B) 
and provides two outputs (QA and QB). If the signal A angular frequency, ωA, is larger than 
the signal B angular frequency, ωB, output QA supplies signal with dc component, which is 
proportional to the phase difference of the input signals. QB output is equal to zero. If ωA is 
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smaller than ωB, QB output supplies signal with dc component, which is proportional to the 
input phase difference and QA output is equal to zero (see Figure 3. 6). 
PFD LPF VCO
N
ƒin ƒout
CP
 
Figure 3. 5 Basic type II phase−locked loop. 
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Figure 3. 6 PFD symbol a). PFD response for ωA > ωB b), and ωA = ωB with ωA lagging c). 
An ideal PFD is a state machine with state diagram shown in Figure 3. 7. Rising A and B 
edges change the PFD state and output signals. When ωA > ωB, the PFD toggles between state 
0 and I. Signal A rising edge shifts the PFD from state 0 to state I, and signal B rising edge 
shifts it back to state 0. If signal A rising edge comes while the PFD is already in state I 
(which happens when ωA differs a lot from ωB) – the PFD will stay in the same state. This is 
an important fetcher because it enables the PFD to “detect” not just the phase, but also the 
frequency and keep generating signals to increase the VCO frequency as long as ωA > ωB. QA 
output is also called “UP” signal (because it is active while the PLL output frequency, ωB, is 
lower than the input frequency, ωA). QB output is called “DOWN” signal. 
Figure 3. 8 shows a usual PFD realization with two D flip-flops and an AND circuit. We 
may note one difference between the real and ideal PFD. The real PFD generates short signals 
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on the “inactive” output (see Figure 3. 8b). The length of these impulses is the time delay thru 
the AND circuit and the time to reset the DFFs. 
QA= 0QB= 0
QA= 0QB= 1
QA= 1QB= 0
A BB A
B A
State II State I
State 0
 
Figure 3. 7 PFD state diagram. 
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Figure 3. 8 PFD implementation. 
Charge Pump. The model of an ideal charge pump is shown in Figure 3. 9. The UP (QA) 
and DOWN (QB) signals from the PFD are used to control the switches S1 and S2. When the 
UP signal is active, the switch S1 is closed and current I1 is flowing to the output, charging the 
loop filter capacitor, i.e. increasing the VCO control voltage. When the DOWN signal is 
active, I2 flows out, decreasing the VCO control voltage. When the UP and DOWN signals 
are not active, there is no charging or discharging of the loop filter. 
When the PLL is locked, phase difference of the PFD input signals is constant. For the type 
I PLL, the value of the phase difference depends on the input frequency and PD type, as 
explained in section 3.2.1.2. In the case of a type II PLL (charge-pump PLL), phase difference 
has to be zero. Any other value would change or discharge the loop filter and change the VCO 
control voltage. 
As mentioned in the previous section, a real PFD generates UP and DOWN impulses with 
certain minimal width. These impulses have to be long enough to switch the switches. If they 
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are too short, the charge pump will not function for small phase differences, and the PLL will 
not be able to lock or to stay locked. This problem is known as the “dead zone”. 
QA
QB
I1
I2
Vdd
S1
S2
Out
 
Figure 3. 9 Ideal charge pump model. 
3.2.2.2. Type II PLL Linear Model 
A type II PLL, or charge-pump PLL (CPPLL), is a discrete-time system, because the CP 
works on a switching principal and there is no discharge path between phase comparison 
instants. However, if the loop bandwidth is much smaller than the input frequency, we can 
assume that the PLL state changes by a small amount during each circle of the input [3.7]. By 
averaging the value of the discrete–time parameters, the PLL can be analyzed as a 
continuous–time system [3.7]. 
ICP/2π F(s) KVCO/s
1/N
Φin Φout
Σ
+
−
 
Figure 3. 10 Type II PLL linear model. 
A linear model of the locked PLL is shown in Figure 3. 10. The PFD can be represented 
with a block for phase subtraction. The UP signal represents positive phase difference, and the 
DOWN signal negative phase difference. The charge pump corresponds to a block with 
constant gain ICP/2π, where ICP is the charge pump current (ICP = I1 = I2). 
The LPF transfer function of interest is transimpedance, i.e. current-to-voltage transfer 
function F(s). The VCO transfer function is given as KVCO/s (see Equ. (3.6)). 
The open loop transfer function, H0(s) is given by [3.4]: 
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( ) ( )
s
K
sF
I
sH VCOCP
pi20
=  
 (3.9) 
and the closed-loop transfer function H(s) is given by: 
( ) ( )( )
N
sH
sH
sH
0
0
1+
=  
 (3.10) 
The simplest LPF is a shunt capacitor (see Figure 3. 11a) with the transfer function F(s) = 
1/sC. A PLL with such LPF would have two poles in the origin (one from the LPF and the 
other from the VCO) in the open-loop transfer function: 
( ) 20 2 sC
KI
sH
p
VCOCP
pi
=  
 (3.11) 
resulting in 0° phase margin and loop instability. To avoid this, a zero must be added in the 
open-loop transfer function. This can be done by introducing a resistor R in the LPF (see 
Figure 3. 11b). 
The closed-loop transfer function is then given by: 
( )
( )
VCO
p
CP
VCO
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VCOp
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 (3.12) 
Equation (3.12) can be converted so that the denominator has form 22 2 nn ss ωζω ++ , which 
is a form used in the control theory. The equation (3.12) becomes: 
( ) 22
2
2 nn
n
ss
N
sH
ωζω
ω
++
=  
 (3.13) 
where ωn is the natural frequency of the system and ζ is the damping factor, given by: 
VCO
p
CP
n KNC
I
pi
ω
2
=  
 
VCO
pCP K
N
CIR
pi
ζ
22
=   
(3.14) 
Some applications require large loop bandwidth. The bandwidth is usually proportional to 
ωn, and it is increased with higher ICP and KVCO. If the loop bandwidth is comparable with the 
input frequency, the continuous–time approximation is no longer valid, and the discrete–time 
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analysis is required. A stability limit for the PLL natural frequency ωn for an input angular 
frequency ωin is given by [3.7]: 
( )piωpi
ω
ω
+
<
inp
in
n RC
2
2
 
 (3.15) 
This equation implies that R, although it doesn’t affect ωn directly, cannot be increased 
indefinitely. In typical designs, the loop bandwidth is about one–tenth of the input frequency 
to insure stability. 
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Figure 3. 11 a) The simplest type II PLL LP filter. b) Type II PLL filter with zero in transfer 
function. c) Type II PLL filter with the ripple suppression capacitor C1 (third order PLL). d) 
Type II PLL filter with the ripple suppression filter stage R3C3 (fourth order PLL). 
In real PLLs, the CP switches S1 and S2, are turned on at every phase comparison instance, 
and the mismatch between I1 and I2 flow into the LPF. This current introduces ripple on the 
resistor in the LPF (see Figure 3. 11b) in the VCO control voltage. The ripple modulates the 
VCO output frequency, which is especially undesirable in frequency synthesizers. 
The ripple can be suppressed by adding an additional capacitor in the LPF, as shown in 
Figure 3. 11c. This capacitor introduces additional pole in the PLL transfer function and such 
a PLL is called a third order PLL. 
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3.2.2.3. Type II PLL Stability Analysis 
A PLL is a system with a feedback, and as such can oscillate. From linear systems theory, a 
linear system is stable if and only if the integral of the absolute value of the impulse function 
is finite [3.5]. This condition is based on a time-domain analysis. If a feedback system is 
analyzed in the s-domain (i.e. frequency domain) the position of the transfer function poles in 
the s-plane is analyzed. It can be shown that the time-domain stability condition corresponds 
to a frequency-domain stability condition: if one or more transfer function poles lay in the 
right side of the s-plane, the system will oscillate [3.4]. If all poles lay in the left side of the s-
plane the system will be stable (see Figure 3. 12).Poles of a real system may be shifted 
compared to the simulated system. A pole lying close to the vertical axis could, in reality, be 
shifted to the right side of the s-plane, and cause system to oscillate. To avoid oscillations 
systems are designed to have a certain phase and gain margin from the oscillation condition. 
A feedback system will oscillate if the closed-loop denominator equals zero. For the PLL 
closed-loop transfer function given in (3.10) we have: 
( ) 1/0 =NjH cω   (3.16) 
( )( ) o180/arg 0 −=NjH cω   (3.17) 
The solution of Equ. (3.16) is the unity gain angular frequency, ωc. ωc is also called the 
crossover frequency and it represents the PLL bandwidth. The phase margin is defined as 
( )( ) o180/arg 0 +NjH cω  (see Figure 3. 13). 
The gain margin is defined as ( )( )NjH /log20 0 ω  at the frequency where ( )( ) o180/arg 0 −=NjH ω . The gain margin makes sense only for a system with three poles or 
more. For one or two pole transfer function the open-loop phase is never −180º. 
In order to analyse the stability of the type II PLL, with respect to the PLL parameters, let 
us examine the poles of its transfer function given in Equ. (3.12): 

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 (3.18) 
Figure 3. 14 shows the position of the poles s1 and s2 when KVCOIcp/N changes from 0 to ∞. 
For KVCOIcp/N = 0 both poles are at the origin: s1 = 0 and s2 = 0. As KVCOIcp/N grows, the 
poles move on the circle and reach the real axis for KVCOIcp/N = 8πR2/Cp, when s1 = s2 = –ωp 
and ζ = 1. For KVCOIcp/N → ∞, the poles remain on the real axis with s1 → –ωp/2 and s2 → –
∞. We see that for higher KVCOIcp/N the PLL is more stable. 
The stability analysis of a third order PLL (with the ripple suppression capacitor C1 (Figure 
3. 11c)) is mathematically much more complex and is given in [3.6]. In short, a third order 
PLL is more stable for higher KVCOIcp/N and for higher C2/C1. When designing a third order 
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PLL, both the phase margin as well as the gain margin have to be observed to make sure that 
the PLL will not oscillate. 
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Figure 3. 12 Transfer function pole loci for a stable and an unstable system. 
 
Figure 3. 13 Open loop transfer function phase margin is defined for unity gain frequency 
shown in a). The margin is shown in b). 
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Figure 3. 14 Type II PLL transfer function pole loci. 
3.2.3. PLL Phase Noise Properties 
The phase noise level of the PLL output signal is an important performance parameter of a 
PLL, especially for a PLL which is used for frequency synthesis. The output phase noise 
comes form the phase noise of the input signal and from the (phase) noise generated in the 
PLL blocks. Although the noise comes from all PLL blocks, there are three main sources of 
phase noise in a PLL: 
1. Phase noise of the input signal. 
2. VCO phase noise, and 
3. LPF noise. 
To understand the effect of the PLL on each noise source, we have to see the PLL transfer 
function for each noise type. 
3.2.3.1. Phase Noise of the Input Signal 
Since the input phase noise represents the input excess phase, and the output phase noise 
the output excess phase, the closed-loop transfer function H(s) represents the PLL transfer 
function for the input phase noise: 
( ) ( ) ( )( )
N
sH
sH
sHs
in
out
0
0
1+
==
Φ
Φ
 
 (3.19) 
where H0(s) represents the open-loop transfer function and N represents the division ratio. 
The closed-loop transfer function has a shape of a lowpass filter (Figure 3. 15). For s → 0, 
H(s) → N. This means that the low frequency phase noise within the PLL bandwidth will pass 
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to the PLL output and be amplified N times. For a high division ratio N, for example N = 
1000, low frequency phase noise will be amplified by 60 dB. This implies that PLL frequency 
synthesizers with high division ratio require low phase noise input reference. For small values 
of the phase margin (∆φ<45º), the input phase noise is additionally amplified around the 
crossover frequency (Figure 3. 11). 
 
Figure 3. 15 PLL input phase transfer function normalized for the crossover frequency, ωc, 
for different values of phase margin and division ratio N = 1. 
3.2.3.2. VCO Phase Noise 
The phase noise of the VCO can be modelled as an additive noise after the VCO, φVCO(t) 
(ΦVCO(s)). This noise is uncorrelated to the input noise φin(t) (Φin(s)), and if we set the input 
noise (not the periodic signal) to zero, we can calculate the PLL transfer function for the noise 
which is added after the VCO. This transfer function is given as [3.4]: 
( ) ( ) ( )
N
sH
sHs VCO
VCO
out
01
1
+
==
Φ
Φ
 
 (3.20) 
where H0(s) represents the open-loop transfer function and N represents the division ratio. 
Figure 3. 16 shows PLL transfer function for the VCO phase noise for different values of 
phase margin. This is a highpass filter function. It means that the PLL suppresses the VCO 
noise inside the PLL bandwidth (ω < ωc). The VCO phase noise outside the PLL bandwidth is 
passed thru to the PLL output unsuppressed. For low phase margins, the noise around the 
crossover frequency will be amplified. 
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The highpass characteristic of the PLL VCO noise transfer function means that if the VCO 
phase noise level is high, the PLL will have to be broadband (i.e. high crossover frequency) to 
reduce the noise level at the PLL output. 
 
Figure 3. 16 PLL VCO phase noise transfer function normalized for the crossover frequency, 
ωc, for different values of the PLL phase margin. 
3.2.3.3. LPF Noise 
The LPF noise is thermal noise that is generated on the LPF resistor(s). This noise is fed to 
the VCO input and it is transfers into a phase noise at the VCO/PLL output. 
Resistor thermal noise can be modelled with a noiseless resistor in a series with a voltage 
source, which generates voltage vn(t) with spectral density Vn(ƒ). Vn(ƒ) is given as Vn(ƒ) = 
4kTR, where k represents Boltzmann’s constant (given in J/K), T the absolute temperature (in 
K) and R the value of the resistor (in Ω). The LPF resistor can have large value (in the order 
of 1kΩ or 10kΩ) resulting in a significant noise power. 
To calculate the level of the LPF noise at the output of the PLL, we have to first calculate 
the noise voltage at the output of the LPF, and than to calculate the effect of the PLL transfer 
function on the noise which is added at the LPF output. For a third order PLL with a LPF 
shown in Figure 3. 11c, the LPF output voltage can be calculated as: 
( ) ( )ω
ωω
ω
ω nLPF V
CjRCj
CjjV
2
2
1
1
11
1
++
=  
 (3.21) 
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The LPF noise can be modelled as an additive noise, which is uncorrelated to the input 
noise φin(t) (Φin(s)), and if we set the input noise to zero, we can calculate the PLL transfer 
function for the noise which is added after the LPF. This transfer function is given as [3.4]: 
( ) ( ) ( )
N
sH
s
K
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V
VCO
LPF
LPF
out
01+
==
Φ
 
 (3.22) 
where H0(s) represents the open-loop transfer function and N represents the division ratio and 
KVCO the gain of the VCO. 
 
Figure 3. 17 PLL LPF phase noise transfer function normalized for the crossover frequency, 
ωc, for different values of the PLL phase margin. 
Figure 3. 17 shows PLL transfer function for the LPF noise for different values of phase 
margin. This is a bandpass filter function with passband centre frequency equalling the PLL 
bandwidth frequency ωc. The contribution of the LPF noise to the PLL output phase noise 
may be significant if the input and VCO phase noise are relatively low. However, usually it is 
possible to design a PLL such that the LPF noise contribution at the PLL output is negligible. 
3.3. RMS Phase Error Optimization 
The bit error rate (BER) of the detection in the receiver baseband depends on several 
factors. The most important are the phase noise level of the PLL signal and the white noise 
level. System level simulations have shown that for an OFDM signal with 16QAM 
modulation, the RMS phase error of the 56/48 GHz PLL signal should be below 3 degrees. 
The PLL phase noise is a sum of the phase noise form the VCO, LPF and the input 
reference. Integrating the PLL phase noise gives the RMS phase error, but this value has to be 
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modified due to the common phase error (CPE) correction, which takes place in the baseband. 
The CPE correction effect can be modelled by filtering the PLL phase noise with a highpass 
filter with a corner frequency ƒc corresponding the symbol duration TS (ƒc = TS). The transfer 
function of the filter for modelling CPE correction is ( ) ( )sfjsH cCPE pi211 += . 
The exact calculation of the RMS phase error requires knowing all PLL parameters (Icp, 
KVCO, loop filter elements). It is, however, possible to calculate the RMS phase error with 
sufficient accuracy by assuming that the main noise contribution comes from the VCO and 
the input reference phase noise. The PLL loop filter can usually be designed so that the noise 
contribution from the loop resistors to the total output phase noise is negligible. For a given 
VCO and input reference phase noise, the RMS phase error can be calculated for different 
values of the PLL bandwidth and phase margin. The optimum PLL bandwidth and phase 
margin are chosen for the minimum RMS phase error. 
3.4. Calculation of PLL Parameters 
Performance of a PLL, as a frequency synthesizer, is determined by its: 
1. Locking range. The maximum locking range is limited by the oscillation range of the 
VCO and the minimum and maximum dc control voltage that the CP can sustain at the 
VCO control input. 
2. Locking time. PLL locking time depends on the PLL bandwidth and the phase margin. 
PLL bandwidth is inversely proportional to the locking time (for a fixed phase margin 
value). The minimum locking time is achieved for the phase margin around 45°. 
3. Output phase noise level. Depending on the application, the maximum allowed phase 
noise level may be specified at different frequency offsets from the carrier, or an 
integrated value of the phase noise may be given (i.e. phase jitter). The output phase 
noise can be reduced by optimizing the bandwidth and phase margin of the PLL. 
4. Spur level. For an integer PLL (which is of our interest), the spur depends mainly on 
charge pump current mismatch and the LPF attenuation at the spur frequencies. 
The importance of these parameters depends on the application, i.e. the locking time is not 
important if the PLL frequency is not going to be switched during the operation. The needed 
PLL bandwidth and phase margin can be determined based on the required locking time and 
output phase noise level. These values are used to calculate the parameters of the PLL: Icp, 
KVCO and loop filter elements (C1, C2, R2). We assume here that the parameters N and KVCO 
are given, and will not be calculated. They may be chosen to achieve desired frequency range 
and input frequency. 
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3.4.1. Parameter Calculation Recipe for a Third Order PLL 
The LPF transimpedance can be given as: 
( )
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 (3.23) 
where τ = R2C2 and b = C2/C1. The open loop transfer function is than: 
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 (3.24) 
and the phase margin is given by: 
( ) 
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τωϕ  
 (3.25) 
where ωc is the or PLL bandwidth. It can be shown by differentiating (3.25) that the 
maximum phase margin is achieved for τω 1+= bc , which gives the maximum phase 
margin: 
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 (3.26) 
We may notice that the maximum phase margin depends only on b (i.e. ratio of C2 and C1). 
The crossover frequency is chosen so that it equals the maximum phase margin frequency 
i.e. τω 1+= bc . Then the equation that defines the crossover frequency ( ) 10 =NjH cω  
becomes: 
1
12 2
2 +=
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b
b
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IK cpVCO
τpi
 
 (3.27) 
Based on this, the recipe to calculate the PLL parameters is defined as follows [3.7]: 
1. Find b from (3.19) based on the required phase margin. 
2. For the required PLL bandwidth find τ from cb ωτ 1+= . 
3. Chose C2 and Icp so that they satisfy (3.27). 
4. Calculate noise contribution of R2. If it is acceptable, the design is complete, otherwise 
go to step 3. and increase C2. 
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3.4.2. Parameter Calculation Recipe for a Fourth Order PLL 
The fourth order PLL parameter calculation follows the same procedure as for the third 
order PLL [3.7]. The maximum phase margin is given by: 
( ) ( ) 
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
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where 
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(3.29) 
and τ2 = R3C3. The maximum phase margin is achieved for: 
( ) ( )
( )
( ) 







−
−
−





−
−++
+
−
−++
=
ABB
A
ABB
AAABB
ABB
AAABB
c
1422
2
11
222
τ
ω  
 (3.30) 
We may notice that the maximum phase margin doesn’t depend on the absolute values of 
LPF elements, but on their ratios (C1/C2, C3/C2 and R3/R2), as was the case for the third order 
PLL. When the crossover frequency is chosen to equal the maximum phase margin frequency 
(ƒc/ ƒPM = 1) the equation that defines the crossover frequency ( ( ) 10 =NjH cω ) becomes: 
( )
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 (3.31) 
The recipe to calculate the fourth order PLL parameters is given in literature [3.7], [3.8]. 
These recipes are analogue to the recipe given for the third order PLL. 
When choosing C1/C2, C3/C2 and R3/R2 to achieve the required phase margin, we have two 
degrees of freedom. This allows us to choose the PLL parameters such to minimize, for 
example, the spur, while keeping the PLL bandwidth, phase margin and the LPF noise the 
same. 
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Spur level at the output of the PLL can be calculated using standard FM modulation theory 
and the small angle approximation [3.9]. For an integer-N PLL, spurious signals occur at 
integer multiples of the reference frequency ƒref. Amplitude of spurious signals is given in 
dBc (in dB with reference to the carrier) [3.9]: 
( ) ( ) ( )


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
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
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ref
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refp f
KfFfifS
2
log20  
 (3.32) 
where icp(ƒref) is amplitude of ac current component at frequency ƒref, and F(ƒref ) is the 
transimpedance of the LPF at ƒref [3.9]. Since icp(ƒref) is proportional to Icp, spur performance 
of two PLLs can be compared using: 
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The spur performance of different PLLs will be compared using this equation and one 
reference PLL. This is a simpler and a better approach for PLL comparison, than calculating 
spur level for each PLL. 
The modified recipe for minimum spur is presented here: 
1. Choose C1/C2, C3/C2 and R3/R2 from (3.28) based on the required phase margin. 
For the required PLL bandwidth find τ from(3.30). 
2. Chose C2 and Icp so that they satisfy (3.31). 
3. Calculate noise contribution of R2 and R3. If it is below the acceptable level go to step 
4. If it is higher than the acceptable level go to step 5, and if it equals the acceptable 
level go to step 6. 
4. Increase R3/R2. This will reduce the phase margin, so C3/C2 has to be increased to 
achieve the required margin. Find R3/R2 for which their noise contribution equals the 
acceptable level and go to step 6. 
5. Reduce R3/R2. This will increase the phase margin, so C3/C2 has to be reduced to 
achieve the required margin. Find R3/R2 for which their noise contribution equals the 
acceptable level and go to step 6. If the noise contribution is too high for minimum 
R3/R2 (R3/R2 = 0, i.e. the PLL becomes a third order PLL) increase C2 and go to step 3. 
6. Find optimum C1/C2 for minimal spur (using (3.33)) by following steps 1 to 6 for 
different values of C1/C2. 
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Let us now apply this recipe to calculate PLL parameters for a 56 GHz PLL with 
KVCO = 2 GHz/V, N = 512 (giving ƒref = 109.375 MHz). The parameters are calculated for 
PLL bandwidth ƒc = 4.2 MHz, and different phase margin values: 30, 40, 45, 50 and 60° (see 
Tabel I). The acceptable level of LPF noise at ƒc = 4.2 MHz is –105 dBc/Hz. Spur value for 
45° was taken as a referent value. The calculation of parameters was done for constant C2 = 
50 pF. It is important to keep the size of the biggest capacitor (C2) constant to get a fair 
comparison for integrated PLLs, because larger C2 increases the area of the PLL layout. 
∆φM [º] C1 [pF] C2 [pF] C3 [pF] R2 [kΩ] R3 [kΩ] Icp [mA] SP [dB] 
30 8.75 50 2.01 1.19 4.22 6.2 −4.6 
40 6.25 50 0.94 1.53 6.9 4.75 −1.8 
45 5 50 0.7 1.75 8.15 4.1 0 (Ref. Value) 
50 3.75 50 0.54 2.02 9.48 3.52 1.9 
60 1.87 50 0.35 2.78 11.14 2.49 6.6 
Table 3. I Calculated PLL Parameters for different phase margins. 
Figure 3. 18 shows the dependence of spur on phase margin, which is given in Table 3. I. It 
shows that it is more difficult to make a PLL with higher phase margin. The PLL with 60° 
margin would have 11.2 dB higher spur than the PLL with 30° phase margin. 
 
Figure 3. 18 Relative value of Spur for different phase margin values and the same PLL 
bandwidth, LPF noise level and capacitor C2. 
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Table 3. II presents PLL parameters for constant phase margin of 45° and different values 
of PLL bandwidth. KVCO, N andC2 are the same as for Table 3. I. LPF phase noise is scaled 
with the bandwidth – for double ƒc acceptable LPF noise is 6 dB lower. VCO phase noise 
drops in the same way so LPF noise level is kept constant relative to the VCO noise. 
Figure 3. 19. shows the dependence of Spur on PLL bandwidth (given in Table 3. II). We 
can see that PLL spur performance depends strongly on the PLL bandwidth. The PLL with 
8.4 MHz bandwidth would have 32.7 dB higher spur than the PLL with 2.1 MHz bandwidth, 
meaning that it is much more difficult to make a broadband PLL with good spur performance, 
than a narrowband one. This is because for a narrowband PLL ω3 = 1/R3C3 can be much 
lower attenuating the spur more. 
ƒc 
[MHz] 
C1 
[pF] 
C2 
[pF] 
C3 
[pF] 
R2 
[kΩ] 
R3 
[kΩ] 
Icp 
[mA] 
PN@ƒc  
[dBc/Hz] SP [dB] 
2.1 5 50 1.38 3.53 7.05 1.04 −99 −16.3 
4.2 5 50 0.7 1.75 8.15 4.1 −105 0 (Ref. Value) 
8.4 3.75 50 0.44 0.87 8.96 16 −111 16.4 
Table 3. II Calculated PLL Parameters for different PLL bandwidths 
3.4.3. A New Parameter Calculation Recipe for a Fourth Order PLL 
 
Figure 3. 19 Relative value of Spur for different PLL bandwidth values and the same phase 
margin and capacitor C2 and scaled LPF noise level. 
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The parameter calculation recipe presented in the previous section gives PLL parameters 
where the crossover frequency matches the maximum phase margin frequency (ƒc/ƒPM = 1). 
This approach makes sense for a third order PLL because it gives optimal LPF component 
values. The capacitor C2 has minimum value for the acceptable LPF noise. This is important 
because this capacitor is usually large and for integration it is important to reduce its size. 
If we don’t limit our self’s to equalling the crossover frequency with the maximum phase 
margin frequency we have one more degree of freedom in determining the parameters. To 
specify the recipe for parameter calculation for ƒc/ƒPM ≠ 1 we need two more equations. Phase 
margin is defined as: 
( )( )cPM jH ωϕ 0arg=∆   (3.34) 
The left side of Equ. (3.30) gives the frequency for maximum phase margin. If X = ƒc/ƒPM, we 
can modify (3.23) to: 
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where A and B are given in (3.29). 
The recipe for calculating PLL parameters for minimum spur when ƒc/ƒPM ≠ 1 is as follows: 
1. Choose C1/C2, C3/C2 and R3/R2 from (3.34) based on the required phase margin. 
2. Choose ƒc/ƒPM and for the required PLL bandwidth find τ from(3.35). 
3. Chose C2 and Icp so that they satisfy (3.31). 
4. Calculate noise contribution of R2 and R3. If it is below the acceptable level go to step 
5. If it is higher than the acceptable level go to step 6, and if it equals the acceptable 
level go to step 7. 
5. Increase R3/R2. This will reduce the phase margin, so C3/C2 has to be increased to 
achieve the required margin. Find R3/R2 for which their noise contribution equals the 
acceptable level and go to step 7. 
6. Reduce R3/R2. This will increase the phase margin, so C3/C2 has to be reduced to 
achieve the required margin. Find R3/R2 for which their noise contribution equals the 
acceptable level and go to step 7. If the noise contribution is too high for minimum 
R3/R2 (R3/R2 = 0, i.e. the PLL becomes a third order PLL) increase C2 and go to step 3. 
7. Find optimum C1/C2 for minimal spur (using (3.33)) by following steps 1 to 6 for 
different values of C1/C2. 
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This recipe was used to calculate PLL parameters for different values of ƒc/ƒPM: 1.5, 2, 
2.2, 2.5 and 3 (see Table 3. III). The parameters were calculated for: KVCO = 2 GHz/V, N = 
512, C2 = 50 pF and acceptable LPF noise level is –105 dBc/Hz (is for Table I). Figure 3. 20 
shows the dependence of spur level on ƒc/ƒPM ratio (given in Table 3. III). We see that 
optimal PLL performance is achieved for ƒc/ƒPM = 2.2 when PLL spur performance is 
improved by approximately 6 dB. 
ƒc/ƒPM C1 [pF] C2 [pF] C3 [pF] R2 [kΩ] R3 [kΩ] Icp [mA] SP [dB] 
1 5 50 0.7 1.75 8.15 4.1 0 (Ref. Value) 
1.5 3.75 50 0.98 2.85 8.68 2.72 −4.4 
2 2.5 50 1.17 4.37 8.51 1.85 −5.7 
2.2 2.5 50 1.1 5.09 8.14 1.62 −5.9 
2.5 2.5 50 0.99 6.28 7.22 1.34 −5.6 
3 1.87 50 1.01 8.55 6.2 1.01 −4.7 
Table 3. III Calculated PLL Parameters using old and new technique for different ratios of 
PLL bandwidth and maximum phase margin frequencies 
 
Figure 3. 20 Relative value of Spur for different values of ƒc/ƒPM ratio and the same phase 
margin, PLL bandwidth, capacitor C2 and LPF noise level. 
Figure 3. 21 shows phase plots of open-loop transfer function for the standard approach 
where ƒc/ƒPM = 1 (blue line) and the new approach where the crossover frequency is 2.2 times 
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higher than the maximum phase margin frequency (ƒc/ƒPM = 2.2). Stability gain margin for 
ƒc/ƒPM = 1 is approximately 20 dB, and for ƒc/ƒPM = 2.2 it is app. 14 dB, which is sufficient. 
These two PLLs were simulated using time-domain behavioural simulation to verify that they 
have the same settling behaviour. Simulation results for the LPF output voltage (i.e. VCO 
input control voltage) are shown in Figure 3. 22a. It can be seen that the settling is very 
similar, with both PLL settling after approximately 400 ns (this of course depends on the 
settling criteria). It is interesting to see settling of the voltage at the biggest capacitor C2. For 
the standard case (ƒc/ƒPM = 1, red line) the voltage settles together with the output voltage (in 
approximately 400 ns). For the new case (ƒc/ƒPM = 2.2, blue line) this voltage takes much 
more time to settle. This, however, does not have any effect on PLL properties. 
 
Figure 3. 21 Phase plots for PLL parameters in Table 3. III for ƒc/ƒPM = 1 and ƒc/ƒPM = 2.2. 
ƒc/ƒPM C1 [pF] C2 [pF] C3 [pF] R2 [kΩ] R3 [kΩ] Icp [mA] Improvement 
1 5 50 0.7 1.75 8.15 4.1 Sp:0 (Ref. Value) 
2.2 2.5 50 1.1 5.09 8.14 1.62 Spur:−5.9 
2.2 1 20 1.047 12.58 3.77 0.705 Icp:5.8xSmaller 
2.2 3.12 50 2.13 5.03 1.51 1.765 PN:−3.9dBLower 
Table 3. IV Calculated PLL Parameters using old and new technique for minimum spur, C2 
capacitor and LPF phase noise. 
PLL parameters don’t have to optimized for better spur performance. We may modify the 
recipe in steps 4. 5, 5 and 7 so to choose C1/C2, C3/C2 and R3/R2 for lower LPF noise, or lower 
charge-pump current Icp (which reduces charge-pump noise). Table 3. IV shows PLL 
parameters optimized for best spur performance, minimum Icp and minimum capacitor C2, and 
minimum LPF noise. 
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The improvement of PLL spur performance depends on the size of capacitor C2. PLL 
parameters were calculated for different values of C2 (see Table 3. V). C2 = 20 pF is the 
minimum size of C2 for which LPF noise has acceptable level. Figure 3. 23 shows 
improvement of spur attenuation for ƒc/ƒPM = 1 and for ƒc/ƒPM = 2.2. We see that increasing 
capacitor C2 reduces spur by a relatively small amount – up to 2.3 dB. Appling the new 
technique for PLL parameters reduces the spur by up to almost 10 dB. 
 
a) 
 
b) 
Figure 3. 22 Settling behaviour o f PLLs with PLL parameters in Table III for ƒc/ƒPM = 1 (red 
line) and ƒc/ƒPM = 2.2 (blue line) (a), settling of the voltage at capacitor C2 (b). 
The new technique is better than the standard one, because by making ƒPM < ƒc, ω3 = 
1/R3C3 can be lower attenuating the spur more. If ƒPM « ƒc, phase margin is much lower that 
the phase maximum, and it is difficult to achieve required phase margin. 
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Figure 3. 23 Relative spur level dependency on the size of capacitor C2 for ƒc/ƒPM = 1 and 
ƒc/ƒPM = 2.2. 
 
ƒc/ƒPM C1 [pF] C2 [pF] C3 [pF] R2 [kΩ] R3 [kΩ] Icp [mA] SP [dB] 
1 2 20 0.68 4.42 6.52 1.675 0 (Ref. Value) 
2.2 1 20 1.04 12.6 3.77 0.705 −1.6 
1 5 50 0.7 1.75 8.15 4.1 −1.7 
2.2 2.5 50 1.1 5.09 8.14 1.62 −7.6 
1 7.5 75 0.7 1.17 8.45 6.15 −2.1 
2.2 3.75 75 1.12 3.4 9.11 2.38 −8.8 
1 10 100 0.69 0.87 8.74 8.15 −2.3 
2.2 5 100 1.13 2.56 9.59 3.14 −9.3 
Table 3. V Calculated PLL Parameters using old and new technique for different ratios of 
PLL bandwidth and maximum phase margin frequencies. 
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3.5. Comparison of Different PLL Topologies 
3.5.1. Dual Loop PLL 
PFD VCO
N
ƒin ƒout
CPC
CPF
C2
R2C1
KVCOC
KVCOF
CC
Coarse
Tuning
Loop
Fine
Tuning
Loop
 
Figure 3. 24 Topology of a dual-loop PLL. 
Figure 3. 24 presents topology of a dual loop PLL [3.10]. It has two loops: the fine and 
coarse loop. There are two charge pumps with currents IcpF and IcpC. The VCO has two 
varactors, and hence two inputs: VctrlF and VctrlC. Total KVCO equals KVCOF + KVCOC. Since 
ctrlCVCOCctrlFVCOFout VKVK ++= 0ωω  (see Equ. (3.4)), we can introduce effective control 
voltage VctrlEFF: 
ctrlC
VCO
VCOC
ctrlF
VCO
VCOF
ctrlEFF VK
KV
K
KV +=  
 (3.36) 
We can now treat the dual loop PLL as a PLL with one effective loop. The open-loop transfer 
function is then: 
( ) ( ) ( )
s
K
sF
I
s
K
sF
I
sH VCOCC
cpCVCOF
F
cpF
pipi 220
+=   (3.37) 
where ( ) ( ) ( )221 11 sCRsCsFF +=  and ( ) CC sCsF 1= . If the fine loop part in Equ. (3.30) is 
much larger than the coarse loop part, the PLL dynamic behaviour will be determined by the 
fine loop parameters. It can be shown that this condition is satisfied when: 
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1
2
〉〉
CKI
CKI
VCOCcpC
CVCOFcpF
 
 (3.38) 
Calculation of PLL parameters for a dual loop can be done using standard procedure for the 
fine loop parameters (given in section 3.3.1), than calculating KVCOC = KVCO – KVCOF and 
choosing IcpC and CC so that they satisfy Equ. (3.38). 
We should note here that the filter in the fine loop can be chosen differently. It can be a 
third order filter (see Figure 3. 11d) for better spur suppression. In that case fine loop PLL 
parameters can be calculated using procedure given in section 3.3.3. Then we calculate 
KVCOC = KVCO – KVCOF and choose IcpC and CC so that the fine loop part in Equ. (3.37) is 
much larger than the coarse loop part. It can be shown that with a third order filter in the fine 
loop this condition is satisfied with Equ. (3.38). 
3.5.2. Comparison of a Third, Forth Order and Dual Loop PLLs 
Table 3. VI presents calculated PLL parameters for a third order, fourth order PLL and for 
dual loop PLL (with second order filter in the fine loop). All parameters were calculated for 
KVCO = 2 GHz/V and N = 512. The parameters were calculated for a broadband PLL 
(ƒc = 4.2 MHz) and for a narrowband PLL (ƒc = 0.42 MHz). Phase margin is 45° in both 
cases. Acceptable LPF noise is –105 dBc/Hz at 4.2 MHz offset and –85 dBc/Hz at 0.42 MHz 
offset. 
For the broadband case (ƒc = 4.2 MHz), the forth order PLL gives spur level (Sp in the 
table) of 0 dB (referent value for spur performance comparison), using C2 capacitor size 
50 pF. The third order PLL achieves the same LPF noise performance for much smaller C2 
capacitor of just 6 pF, but it has higher spur level by 12.6 dB. If we use C2 = 50 pF, LPF noise 
will drop to –114 dBc/Hz and the spur level will stay the same. Dual loop parameters were 
calculated for two cases: KVCOC = (1/9)KVCOF and KVCOC = 9KVCOF. Capacitor size is 
C2 + CC = 50 pF. In the first case (KVCOC = (1/9)KVCOF) LPF noise is –105 dBc/Hz and spur 
level is 13.7 dB higher than for the forth order PLL. For KVCOC = 9KVCOF. LPF noise is much 
lower: –124 dBc/Hz, but the spur level is much higher: 32.8 dB. We can see in the table that 
IcpF/IcpC ratio was changed to satisfy condition in Equ. (3.38). We see that dual loop PLL 
enables trade-off between PLL LPF noise performance and spur performance. Reducing LPF 
noise level increases spur level, and vice versa. 
For the narrowband case (ƒc = 0.42 MHz) the forth order PLL gives high LPF noise. C2 
capacitor was increased to 150 pF to reduce the noise to the acceptable level of –85 dBc/Hz at 
0.42 MHz offset. Spur performance is very good with –41 dB lower spur compared to the 
broadband case. For the third order PLL capacitor C2 was also increased to achieve acceptable 
LPF noise level, but only to 60 pF (compared to 150 pF for the forth order PLL). The spur 
level is –27.4 dB. Dual loop parameters were calculated for two cases: KVCOC = (71/29)KVCOF 
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and KVCOC = 9KVCOF. Capacitor size didn’t have to be changed: C2 + CC = 50 pF. In the first 
case (KVCOC = (71/29)KVCOF) LPF noise is –85 dBc/Hz and spur level is –16 dB. For 
KVCOC = 9KVCOF LPF noise is reduced to –94 dBc/Hz and spur level is increased to –7.2 dB. 
PLL 
Type 
ƒc 
[MHz] 
PN@ƒc 
[dBc/ 
Hz] 
C1 
[pF] 
C2 
[pF] 
C3/CC 
[pF] 
R2 
[kΩ] 
KVCOF/
KVCOC 
R3 
[kΩ] 
IcpF 
(IcpC) 
[µA] 
SP 
[dB] 
4th 
order 4.2 −105 2.5 50 1.1 5.09 − 8.14 1620 
0 
Ref. 
3rd 
order 4.2 −105 1.243 6 − 15.25 − − 536 12.6 
3rd 
order 4.2 −114 10.36 50 − 1.83 − − 4470 12.6 
Dual 
Loop 4.2 −105 1.035 5 45 18.3 9/1 − 
496 
(496) 13.7 
Dual 
Loop 4.2 −124 1.035 5 45 18.3 1/9 − 
4480 
(56) 32.8 
4th 
order 0.42 −85 7.5 150 10.23 16.7 − 1.17 55 −41 
3rd 
order 0.42 −85 12.43 60 − 15.25 − − 53.6 -27.4 
Dual 
Loop 0.42 −85 1.035 5 45 183 29/71 − 
15.4 
(0.77) −16 
Dual 
Loop 0.42 −94 1.035 5 45 183 1/9 − 
44.8 
(1.12) −7.2 
Table 3. VI Calculated PLL Parameters for Different PLL Topologies. 
Based on the presented comparison we can see what PLL topology should be used based on 
the required PLL bandwidth, phase margin, spur level, acceptable LPF noise level and PLL 
size (i.e. C2(+CC) size for an integrated PLL): 
We should use the simplest topology, i.e. third order PLL. If this topology gives too high 
spur level (more likely to be the case for a broadband PLL) we should use forth order PLL. If 
the LPF noise is too high, we should use dual loop PLL. If the third order PLL gives both too 
high LPF noise and spur level we should use dual loop PLL with third order filter in the fine 
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loop. We may also decide to use forth order or dual loop PLL because some PLL parameters 
are easier to realize. 
3.6. PLL for AFE version I 
The PLL for the AFE version I was first produced and tested as a separate chip, and then 
integrated in the RX and TX. The first version was produced with PLL bandwidth of 4.2 MHz 
and phase margin 38° [3.11]. Division ratio is 256 (eight cascaded divide-by-two dividers). 
This PLL features forth order topology, which is well suited for a broadband PLL. The PLL 
design is based on a PLL that was designed by a colleague and presented in [3.12]. The PLL 
in [3.12] is a narrowband and features a dual loop topology. 
 
Figure 3. 25 56 GHz PLL micrograph. 
PLL parameters are C1 = 1 pF, C2 = 35 pF, R2 = 6 kΩ, C3 = 2 pF, R3 = 8 kΩ and Icp = 0.75 
mA. VCO features differential Colpitts topology and oscillates in the range of 3.5 GHz 
around 56 GHz [3.12]. VCO and dividers use HBT transistors, and PFD and CP use CMOS 
transistors. 
Chip photo is shown in Figure 3. 25. Chip size is 900×700 µm2 including pads and 
650×500 µm2 excluding pads. The PLL requires 3 V and 4.3 V supply. It consumes around 
600 mW. The measurements were performed on wafer using the R&S spectrum analyzer 
FSEM 30 in conjunction with the harmonic diode mixer FS-Z75 for frequency extension to 
the V-band. To prevent mixer overload, a 20 dB wave-guide attenuator is inserted. The supply 
voltage is 3 V except for the first divide-by-two stage, which needs 4.3 V. A signal generator 
provides a sine-wave reference signal from 215.4 to 229.3 MHz. 
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Figure 3. 26 Close spectrum (20 MHz) of the PLL output signal. 
 
Figure 3. 27 Broad spectrum (500 MHz) of the PLL output signal. 
The measured bandwidth is around 4.5 MHz (Figure 3. 26). The measured phase noise 
inside the PLL bandwidth is high (–82 dBc/Hz) because the reference signal generator phase 
noise is too high and it is amplified inside the PLL bandwidth by 48 dB (20log256). This is 
not a problem because the integrated PLL uses quartz oscillator with low phase noise as a 
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reference. The spur level is below –55 dBc for the whole locking range and as low as –64 dBc 
(Figure 3. 27). 
The PLL that was integrated in the RX and TX was designed for somewhat different PLL 
bandwidth and phase margin. The parameters were recalculated because the quartz oscillator 
had higher phase noise floor than previously expected. PLL division ratio was changed to 512 
(9 dividers), because quartz oscillators around 100 MHz are cheaper and offer better phase 
noise floor level. PLL bandwidth was reduced to 3.1 GHz and phase margin was changed to 
45°, for lower total phase noise. PLL parameters for this PLL are C1 = 3 pF, C2 = 60 pF, R2 = 
5.6 kΩ, C3 = 1.4 pF, R3 = 8.7 kΩ and Icp = 1.08 mA. The PLL requires 3 V and 2.6 V supply. 
It consumes around 400 mW. PLL size with pads is 900×700 µm2. 
 
Figure 3. 28 Phase noise spectrum of a 100 MHz baseband signal. 
Figure 3. 28 shows phase noise of a 100 MHz baseband signal, which was upconverted to 
61.35GHz, transmitted, received and downconverted to 100 MHz. The phase noise of that 
signal is a sum of phase noise of the original signal (negligible), IF PLL phase noise 
(dominates for lower frequency offsets, below 500 kHz) and 56 GHz PLL phase noise 
(dominates for higher frequency offsets, above 500 kHz). Phase noise level at 1 MHz offset is 
–91 dBc/Hz, which means that one 56 GHz PLL has phase noise of –94 dBc/Hz at the same 
offset. The phase noise at this offset is mainly contributed by the amplified phase noise from 
the quartz reference oscillator. It is –150 dBc/Hz and after amplification in the PLL (by 
20log512=54 dB) it is –96 dBc/Hz. The used reference quartz oscillators had somewhat 
higher phase noise than was planned (–150 dBc/Hz instead of –155 dBc/Hz), but this was not 
a limiting factor for the AFE performance. 
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We can see on the picture that the bandwidth matches well with the calculation (around 
3.1 MHz). Spurious signals were not seen on the spectrum analyzer (because the signal level 
is low), but they should be below –45 dBc, according to the simulation. 
3.7. PLL for AFE version II 
The PLL for AFE version II was presented in [3.13] and was designed by a colleague. It 
features the sliding-IF topology. This means that in addition to the PLL output from the VCO 
(at 48 GHz), the PLL has I and Q IF frequency outputs (at 12 GHz). The IF outputs are 
generated by dividing-by-four the VCO signal. 
The measured VCO phase noise (in a stand-alone PLL) is –98 dBc/Hz at 1 MHz offset. 
This is a very good (i.e. low) value for this frequency range. The RMS phase error from the 
VCO phase noise is low (below 3 degrees). The PLL was, hence, designed as a narrowband, 
because the VCO phase noise doesn’t have to be attenuated by the PLL. The PLL features a 
dual-loop topology, which is easy to realize for a narrowband PLL. 
The PLL micrograph is shown in Figure 3. 29. PLL size with pads is 1×1.2 mm2. It 
consumes 290 mW from a 3.3 V supply. The measured PLL bandwidth is 150 kHz, and the 
tuning range is from 47.2 to 49.6 GHz. 
 
Figure 3. 29 48 GHz PLL micrograph. 
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3.8. Summary  
In this chapter we presented basic PLL theory, and different PLL topologies that can be 
used: third order, forth order PLL and dual loop PLL. Recipes for calculation of PLL 
parameters were presented, including new optimized recipe for calculating PLL parameters of 
a forth order PLL. It was shown that by choosing ƒc/ƒPM = 2.2 (ratio of crossover frequency 
and maximum phase margin frequency) we can design PLL with better spur performance, 
lower LPF noise, smaller charge pump current or smaller capacitor size (for area reduction of 
integrated PLLs). Using this approach we can reduce spur by 6 dB, and up to 10 dB. 
We have also analyzed different PLL topologies, and concluded that if the simplest, third 
order PLL topology doesn’t satisfy the requirement, we should use the forth order topology 
for lower spur, dual loop for lower LPF noise and dual loop with third order filter in the fine 
loop for reducing both the spur level and LPF noise. 
The PLLs designed for the AFE version I and II were presented, together with the 
measurement result. 
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Chapter 4 
 
Image–rejection Filter  
 
 
 
 
 
 
 
 
4.  
4.1. Introduction 
In this chapter, the design of image–rejection filters for 60 GHz applications will be 
addressed. The goal is analysis, design and optimization of integrated image–rejection filters 
for 60 GHz. The standard filter design procedure for low–pass filter prototypes and 
transformations used to convert a lowpass topology to bandpass topology, which is of interest 
for the intended 60 GHz AFEs. Microstrip bandpass filter structures such as end–coupled, 
parallel–coupled, hairpin, trisection, quadruplet as well as lumped element filters were 
examined. Two integrated and one on–board image–rejection filters for 60 GHz signals with 
image at 50 GHz were designed and produced. Two more integrated filters for the IEEE 
802.15.3c standard (image below 40 GHz) were designed and produced. The results are 
compared with the state–of–the–art. 
4.2. Filter Design Theory 
The theory on filter design is both old and well established. Physical structures used for 
realization of filters are very diverse, but their network topology presentation is common. In 
this section part of the filter design theory, which is relevant for the design of 60 GHz image–
rejection filters is presented. 
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4.2.1. Two–Port Network Characterization 
Figure 4. 1 shows a two–port network, which can be used to represent most filters. V1 and 
V2 are voltage variables at the ports 1 and 2, respectively. I1 and I2 are current variables at the 
ports 1 and 2, respectively. ZS is the source or generator impedance and VS is source or 
generator voltage. ZL is load impedance. 
LZ
1a
SZ
SV
1I 2I
2a
2b1b
1V 2V
01Z
 
Figure 4. 1 Two–port network showing network variables. 
The measurement of voltages and currents at microwave frequencies is difficult, so, the 
incident a1 and a2 and the reflected b1 and b2 waves were introduced, for ports 1 and 2, 
respectively. The relationship between voltages and currents and incident and reflected waves 
is given by: 
( )nnnn baZV += 0  n = 1,2 
( )nn
n
n baZ
I −=
0
1
 n = 1,2 
(4.1) 
or 








+= nn
n
n
n IZZ
V
a 0
02
1
 n = 1,2 








−= nn
n
n
n IZZ
Vb 0
02
1
 n = 1,2 
(4.2) 
where Z0n denotes impedance at port n. 
The scattering or S parameters are used for measurement and characterization of filters and 
other networks at microwave frequencies. They are defined on the incident and reflected wave 
variables: 
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(4.3) 
where an = 0 means no reflection at port n (perfect matching). 
S parameters are in general complex and may be expressed in terms of amplitude and 
phase, i.e. ( )mnSjmnmn eSS
arg
= . for m, n = 1,2. S parameters are often presented in decibels 
[ ] ( )mnmn SdBS log20=  for m, n = 1,2. 
4.2.2. Filter Parameters 
There are three parameters which are commonly used to describe filter performance: the 
insertion loss, the return loss and the group delay. They are easily defined in terms of S 
parameters. The insertion loss represents lost energy which does not arrive from the input port 
m to the termination on the output port n, i.e.: 
( )[ ]dBSL mnA log20−=  m, n = 1,2(m ≠ n) (4.4) 
Return loss represents the portion of the energy which is reflected at the input port n: 
( )[ ]dBSL nnR log20−=  n = 1,2 (4.5) 
The group delay represents the signal (baseband signal, not carrier) delay from the input port 
to the output port. This parameter is also called the envelope delay. It is defined as: 
( ) [ ]s
d
Sd
d ω
τ 21
arg
−=  
 (4.6) 
where port 2 is the output port and port 1 the input port, and ω is the angular frequency. 
Before designing a filter, target filter parameters have to first be specified. For a lowpass 
filter those are: ωp – passband or cutoff edge angular frequency; Amax – maximum insertion 
loss in the passband; ωs – stopband edge angular frequency; Amin – minimum insertion loss in 
the stopband, and source and load impedance – which is typically 50 Ohms. 
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Figure 4. 2 A bandpass filter response with specifications. 
The parameters for a bandpass filter are defined as : ωp1 – passband lower edge angular 
frequency; ωp2 – passband upper edge angular frequency; 210 pp ωωω =  passband centre 
angular frequency; B = ωp2 – ωp1 filter bandwidth; Amax – maximum insertion loss in the 
passband; ωs1 – lower stopband edge angular frequency; ωs2 – upper stopband edge angular 
frequency; Amin – minimum insertion loss in the stopbands, source and load impedance. These 
parameters are shown in Figure 4.2. 
4.2.3. Typical Filter Response Approximations 
A mathematical expression of S21 parameter of a two–port filter is called the transfer 
function or the frequency response of the filter (T(jω) = S21(jω)). There are several typical 
functions which are used for filter response approximation. Those are: Butterworth, 
Chebyshev, Elliptic (Cauer), Gaussian and All–pass response. 
Butterworth response is known as maximally flat response. It has no ripple – neither in 
the passband nor in the stopband. The magnitude of the transfer function of an n-th order 
Butterworth filter is given by: 
( ) ( ) npjT 21
1
ωω
ω
+
=  
 (4.7) 
where ωp is the filter passband edge angular frequency. The insertion loss at the cutoff 
frequency for Butterworth filter is 3.01 dB. Figure 4.3 shows Butterworth response for orders 
n = 1, 3 and 10. 
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(a)               (b) 
Figure 4. 3 A lowpass Butterworth filter frequency response (n=1,3,10)(a),and in dB(b). 
Chebyshev response has ripples in the passband, and no ripples in the stopband. The 
transfer function of a n-th order Butterworth filter is given by: 
( ) ( )pnTjT ωωεω 221
1
+
=  
 (4.8) 
where ωp is the filter passband edge angular frequency, ε the ripple constant 
( 110 10max −= Aε ), and Tn(ω) is the n-th order Chebyshev polynomial of the first kind, 
defined by: 
( ) ( )( )

>
≤
=
−
−
1,coshcosh
1,coscos
1
1
ωω
ωω
ω
n
n
Tn   (4.9) 
Chebyshev filter is more selective then the Butterworth filter, but it has ripples in the 
passband and greater group delay. 
Elliptic or Cauer response has ripples both in the passband and in the stopband. These 
filters are the most selective of all filters. 
Gaussian response has maximally flat group delay.  
All–pass response has unity amplitude response at all frequencies. There is, however, 
phase shift and group delay, which is frequency dependent. 
4.2.4. Lowpass Prototype Filters 
Synthesizing a filter with a filter response function, such as those presented in the previous 
section, is usually done using lowpass prototype filters (show in Figure 4.4) [4.1–2]. The 
elements of these filters are normalized. The impedance or admittance is normalized with the 
source and load resistance or admittance. This results in unity value for the source and load 
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impedance or admittance, i.e. g0 = 1, gn+1 = 1. The angular frequency is normalized with the 
cutoff angular frequency giving: 1==Ω pωω . 
(a)
2g
1g 3g
ng
(n even)
0g 1+ng ng
(n odd)
1+ng
(b)
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1g 3g
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Figure 4. 4 Lowpass filter prototype (a) and its dual (b) for all–pole filters with ladder 
network structures. 
Butterworth lowpass prototype filter with insertion loss LA = 3.01 dB at normalized 
angular cutoff frequency Ωc = 1, can be computed as follows: 
1. Filter parameters have to be defined: ωp, ωs (cutoff and stopband edge angular 
frequency) Amax, Amin (maximum and minimum insertion loss). 
2. Minimum required filter order can be calculated by: 
( )
sp
A
A
n
ωωlog2
110
110log
10
10
max
min










−
−
≥  
 (4.10) 
3. Prototype elements can be calculated by: 
10 =g   
( )





 −
=
n
ig i 2
12
sin2 pi  i = 1,2, …, n 
(4.
11) 
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11 =+ng   
Chebyshev lowpass prototype filter with insertion loss LA at normalized angular cutoff 
frequency Ωc = 1, can be computed as follows in a similar way as the Butterworth filter: 
1. Filter parameters have to be defined: ωp – cutoff edge angular frequency; Amax 
maximum insertion loss in the passband; ωs – stopband edge angular frequency; Amin 
minimum insertion loss in the stopband. 
2. The ripple constant has to be calculated 110 10max −= Aε . 
3. Minimum required filter order is calculated by: 
s
A
A
n
Ω
−
−
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−
−
1
10
10
1
cosh
110
110
cosh
max
min
 
 (4.12) 
where Ωs = ωs/ωp. 
4. Chebyshev prototype elements are then calculated by: 
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where 
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Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
58 
4.2.5. Element and Frequency Transformation 
Filter prototypes are designed for normalized frequency and element values. To get the 
“real” filter element values both impedance (impedance scaling) and frequency (frequency 
mapping) have to transformed. If we denote the source impedance as Z0 (Y0 = 1/Z0) the scaling 
factor γ0 is: 



=
00
00
0 Yg
gZγ  if g0 represents the resistance 
if g0 represents the conductance 
(4.15) 
The impedance scaling is applied in the following fashion: 
ii gg 0γ→  if gi represents the impedance (resistance or inductance) 
0γ
i
i
g
g →  if gi is the admittance (conductance or capacitance) 
(4.16) 
Frequency mapping allows us to transform a lowpass prototype filter to a practical lowpass, 
highpass, bandpass or bandstop filter. 
Lowpass transformation for a filter with cutoff angular frequency ωc is given by: 
ω
ω 





 Ω
=Ω
c
c
 
 
(4.17) 
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Figure 4. 5 Transformation of lowpass prototype filter elements to practical lowpass filter. 
If this transformation is applied together with the impedance scaling, element 
transformation will be: 
i
c
c
i gL 0γω 





 Ω
=  if gi represents the inductance 
0γω
i
c
c
i
gC 




 Ω
=  if gi is the capacitance 
(4.18) 
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Bandpass transformation for a filter with ωp1 and ωp2 (passband lower and upper edge 
angular frequency), the transformation is given by: 






−
∆
Ω
=Ω
ω
ω
ω
ω 0
0
c
 
 
(4.19) 
where 210 pp ωωω =  is passband centre angular frequency, and fractional bandwidth ∆ is: 
0
12
ω
ωω pp −
=∆  
 
(4.20) 
If this transformation is performed on a prototype element gi, we will see that this operation 
transform an inductive element into a series LC circuit, and a capacitive element into a shunt 
LC circuit, as show in Figure 4.6. 
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(4.21) 
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Figure 4. 6 Transformation of lowpass prototype filter elements to practical bandpass filter. 
4.2.6. Immittance Inverters 
There are two types of immittance inverters: impedance inverters (K–inverters) and 
admittance inverters (J–inverters). An ideal impedance inverter is characterized by its real 
characteristic impedance: K. If it is terminated by ZL, then the input impedance at all 
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frequencies is Zin = K2/ZL. For the admittance inverter with the characteristic admittance J, 
termination YL, at the input we have Yin = J2/YL (see Figure 4.7). 
Immittance inverters play an important role in the microwave filter design. They enable us 
to convert a structure, which is difficult to realize with microwave structures, into structure 
which is convenient for realization. Figure 4.8 depicts a simple example of transforming a 
two–port network with a series inductance into an electrically identical network with a shunt 
capacitance and admittance inverters. Immittance inverters exhibit a 90º phase shift of S21 
parameter. For example the admittance inverter in Figure 4.9a exerts –90º phase shift, and the 
one in Figure 4.9b +90º phase shift. That is why we have the ±90º symbol in Figure 4.7. 
LY
inY
Ј
LZ
inZ
К
−⁄+90º +⁄−90º
 
Figure 4. 7 Admittance and impedance inverters. 
Ј Ј
C
L
 
Figure 4. 8 Admittance inverters used to implemented a series inductance with a shunt 
capacitance. 
Immittance inverters can be realized in a number of ways. The simplest inverter is a 
quarter–wavelength transmission line. Its characteristic impedance Zc equals transmission line 
characteristic impedance K = Zc, or J = Yc = 1/Zc. The transmission line is a narrow band 
immittance inverter around the frequency for which the transmission line has the quarter–
wavelength. 
Different versions of immittance inverters realized from lumped elements are shown in 
Figure 4.9. These structures are useful for converting the filter lowpass prototype, because the 
negative lumped elements (–Li,i+1.and –Ci,i+1) can be absorbed in the shunt elements. 
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(a)               (b) 
Figure 4. 9 Typical admittance inverters from lumped elements. 
cY
φ/2 φ/2
B = ωC
φ<0 for B>0
 
Figure 4. 10 Admittance inverter from lumped and transmission line elements. 
Figure 4.10 depicts a practical immittance inverter, which consists of both a lumped 
element, and transmission lines. Let us note here that the inverter may have a transmission 
line with negative electrical length. The negative length will be subtracted from the adjacent 
line in the filter layout. The inverter characteristic admittance J, electrical length φ, and the 
capacitor susceptance B can be calculated using the following equations: 
2
tan0
ϕYJ =  
 
0
1 2tan
Y
B
−
−=ϕ  
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(4.22) 
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4.2.7. Filters with Immittance Inverters 
The lowpass filter prototypes, shown in Figure 4.4, can be converted into the structure with 
admittance inverters shown in Figure 4.11. The new elements Y0, Yn+1 and Ca1 can be chosen 
arbitrarily, but the inverter characteristic admittance Ji has to be calculated according to the 
formulae in (4.23). In that case, the filter response will not change, compared to the prototype. 
The formulae in (4.23) can be obtained by equating the corresponding terms in the expanded 
input admittance of the two corresponding filter networks. 
10
10
1,0 gg
CYJ a=  
( )
1
1
1,
+
+
+ =
ii
iaai
ii gg
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J i =1 to n-1 
1
1
1,
+
+
+ =
nn
nan
nn gg
YCJ  
(4.23) 
1,0J 1aC 2,1J 2aC 3,2J anC 1, +nnJ0Y 1+nY
 
Figure 4. 11 Lowpass filter as cascade of J–inverters and shunt capacitors. 
The admittance inverters in Figure 4.11 are ideal, i.e. frequency invariable. This means that 
we can apply the bandpass transformation on the lowpass filter transformation in Figure 4.11. 
The shunt capacitor Cai is transformed into the shunt parallel resonator, and the elements Cpi 
and Lpi are given by (4.24). 
ai
c
pi CC
0ω∆
Ω
=  i =1 to n 
pi
pi C
L 2
0
1
ω
=  i =1 to n 
(4.24) 
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Figure 4. 12 Bandpass filter as cascade of J–inverters and parallel LC resonators. 
The inverter characteristic admittance has to stay unchanged by the bandpass 
transformation, and the formulae from (4.23) become (4.25) by substituting Cai with 
∆ω0Cpi/Ωc. 
Up to this point we have been dealing with lumped elements. In order to realize microwave 
filters we have to use distributed elements such as microstrip or any other resonant structure. 
That is why we have to generalize the filter from Figure 4.12 by replacing the shunt parallel 
LC resonators with the susceptances of a distributed element [4.2]. The generalized bandpass 
filter with distributed elements is shown in Figure 4.13. 
In the ideal case, the susceptance of the distributed circuit (B(ω)) would equal the one of 
the parallel LC resonator in the whole frequency range. This is in reality not possible, so this 
is just an approximation around the bandpass filter centre angular frequency ω0. The same is 
true for the inverters – the real ones will approximate ideal inverters only around the bandpass 
centre. In order to replace the parallel LC resonator with the distributed one, the distributed 
resonator susceptance and susceptance slope have to be equal to the corresponding values of 
the lumped resonator at ω0. The susceptance slope is given by: 
( )
0
2
0
ωωω
ωω
=
=
d
dBb  
 (4.26) 
The susceptance slope of the parallel LC resonator at the passband centre equals ω0C. By 
replacing ω0Cpi in the equations in (4.25) with bi we get the formulae (4.27) for the 
characteristic admittance of the inverters in Figure 4.13. 
10
10
1,0 gg
bYJ
cΩ
∆
=  (4.27) 
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Figure 4. 13 Bandpass filter as cascade of J–inverters and distributed elements. 
4.2.8. Richards’ Transformation 
The filter prototypes presented in figures 4.4, 4.11 and 4.12, rely on lumped elements as 
resonators. When designing filters for the microwave range we have to rely on distributed 
elements such as transmission lines. In order to use developed filter prototypes, equivalence 
between lumped and distributed elements has to be established. This equivalence was 
established by Richards [4.3] and is called Richards’ transformation. He showed that 
distributed networks which consist of transmission lines of equal electrical length and lumped 
resistors can be treated as lumped element LCR networks under transformation: 








=
pv
lp
t tanh  
 
(4.28) 
where p = σ + jω is the usual complex frequency variable, l is the transmission line element 
length, and vp the transmission line wave phase velocity. For lossless networks p = jω and the 
Richards’ variable t becomes t = jtanθ = jΩ, where θ = ωl/vp represents the electrical length. 
The phase velocity for TEM transmission lines is independent of frequency, which makes 
the electrical length than proportional to the frequency, i.e. θ = θ0ω/ω0, where θ0 is the 
electrical length at the reference frequency ω0. If we choose ω0 so that θ0 = π/2, than the 
frequency mapping of ω into Ω performed by the Richards’ transformation is given by: 


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=Ω
02
tan
ω
ωpi
 
 
(4.29) 
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ω/ω0 Ω
Distributed angular frequency Ω
 
(a)                (b) 
Figure 4. 14 Richards’ transformation of the real angular frequency ω into distributed angular 
frequency Ω (a), Chebyshev response after Richards’ transformation (b). 
Figure 4.14 shows that frequency mapping from ω into Ω is periodic. The result of this is 
that a lowpass filter response will become periodic, with pass and stopbands periodically 
alternating with the period of 2ω0 (shown in Figure 4.14.b). It is interesting to note that the 
filter may be seen as bandpass around 2ω0, or bandstop around ω0. 
L
cZ
θ
(a)
Z = pL
p = jω
Z = tZc
t = jtanθ
C
cY
θ
(b)
Y = pC
p = jω
Y = tYc
t = jtanθ
 
Figure 4. 15 Richards’ transformation of inductor (a) and capacitor (b) from p–plane into 
short– and open–circuited transmission line in the t–plane. 
We have seen the effect of Richards’ transformation on the Chebyshev response. This 
would happen if we replaced the lumped L and C elements with corresponding distributed 
elements in the t–plane. An inductor L with an impedance Z = pL corresponds to short–
circuited transmission line with an impedance Z = tZc = jZctanθ, where Zc is the characteristic 
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impedance of the line. Likewise, a capacitor C with an admittance Y = pC corresponds to 
open–circuited transmission line with an admittance Y = tYc = jYctanθ, where Yc is the 
characteristic admittance of the line. Fig 4.15 depicts this correspondence. 
4.2.9. End–Coupled Microstrip Filters 
The layout of an end–coupled microstrip bandpass filter is shown in Figure 4.16. It consists 
of n open–end microstrip resonators. The resonators have length of approximately one half of 
guided wavelength at the centre angular frequency ω0. The coupling between two resonators 
is through the gap between their adjacent open–ends. The coupling is capacitive and can be 
seen as a J–inverter, as in Figure 4.10. These J–inverters reflect high impedance to the ends of 
both resonators, causing the resonators to exhibit a shunt–type resonance [4.2]. This means 
that the filter in Figure 4.12. can be used as an equivalent circuit for end–coupled filters 
around ω0. Using formulae (4.22), (4.25) and (4.26) we get the general design equations for 
the end–coupled filter [4.4]: 
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2 ggY
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(4.30) 
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Figure 4. 16 Layout of an end–coupled microstrip bandpass filter. 
Before continuing with the end–coupled filter design procedure, let us first analyze two 
types of microstrip discontinuities: the open–end (Figure 4.17a) and the gap(Figure 4.17b). 
They are of  interest for the design procedure and there equivalent circuits will be examined. 
The electromagnetic field at the microstrip open–end extends further due to the effect of the 
fringing field. This effect is modeled either with a shunt capacitor Cp or with an equivalent 
length of the transmission line ∆l (Figure 4.17a). The relation between these two parameters is 
given by [4.5]: 
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rec
p
Y
cC
l
ε
=∆  
 
(4.31) 
where c is the light velocity in free space, εre the effective dielectric constant. The closed–
form expression for ∆l is given in [4.6]. 
The equivalent circuit for the microstrip gap is shown in Figure 4.17b. The calculation of 
capacitances Cp and Cg are given in [4.7]. The other way to calculate these capacitances is by 
means of EM simulation. If we assume the Y–parameters as the result of the EM simulation, 
than Cp and Cg are given by: 
( )
0
21Im
ω
YCg −=  
 
( )
0
2111Im
ω
YYC p
+
=  
 
(4.32) 
where Im(x) represents the imaginary part of x. 
Cp
T T
∆l
gC
pC pC
T T`
T T`
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(b)
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Figure 4. 17 Microstrip discontinuities and their equivalent circuits. Open–end (a) 
and gap (b). 
Now we can present the design flow for the end–coupled filters. 
1. Filter response type and order is chosen based on the filter specifications. 
2. Prototype filter elements gi are calculated as given in section 4.2.4. 
3. The normalized characteristic admittance is calculated as given in (4.30). 
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4. The electrical length of the resonator i, and the gap series susceptance Bi,i+1 can be 
calculated based on (4.22) as: 
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(4.33) 
As we can see in the second expression in (4.33), the resonator electrical length 
absorbs the negative lengths of the J–invertors. 
The series gap capacitance is calculated from: 
0
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ω
++
=
iiii
g
B
C  
 
(4.34) 
5. In order to determine the gap dimension si,i+1, EM simulation has to be implemented. 
The simulation is performed to find the right gap dimension that gives the same value 
for 1, +iigC  (Equation (4.32)) as the one calculated from (4.33). EM simulation results are 
than used to obtain 1, +iipC  from (4.32). 
6. The physical length of resonators is given by: 
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(4.35) 
where 1eil∆  and 
2e
il∆  represent the effective lengths of 
ii
pC
,1−
 and 1, +iipC  shunt capacitances 
at the ends of resonator i, and λg0 is the guided wavelength at ω0. 
4.2.10. Parallel–Coupled Microstrip Filters 
The layout of a parallel–coupled (or edge–coupled) microstrip bandpass filter is shown in 
Figure 4.18. It consists of n open–end microstrip resonators, with length of approximately one 
half of guided wavelength at the centre angular frequency ω0. The resonators are positions in 
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such a way that the adjacent resonators are parallel along half of their length, as shown in 
Figure 4.18. The coupling between two resonators is much stronger compared to the coupling 
through the gap in the end–coupled filters. This makes the parallel–coupled filters better 
solution for the broadband filters. The parallel–coupled filters are also more compact than the 
end–coupled filters. 
Input W1
W1
s1
l1
W2
W2
s2
l2
.
.
.
Output
l
n+1
ln
Wn+1
Wn+1
sn+1
Wn
W
n
sn
 
Figure 4. 18 Layout of a parallel–coupled microstrip bandpass filter. 
The coupling structure is the coupled transmission line. The behavior of two coupled lines 
is characterized by two characteristic impedances. The even–mode impedance Z0e is defined 
by exiting both lines with the same signal amplitude and phase. The odd–mode impedance Z0o 
is defined by exiting both lines with signals of equal amplitude and phase difference of 180º. 
The maximum coupling between the lines is achieved for the electrical length of the coupled 
section of 90º. 
The formulae for the calculation of the even–mode impedance Z0e and the odd–mode 
impedance Z0o of coupled microstrip lines are given in [4.8], and more accurate formulae in 
[4.9]. These formulae are rather complex and will not be reprinted here. The characteristic 
impedances Z0e and Z0o can be calculated using some of the commercially available software 
tools, such as Agilent’s ADS LineCalc. This software allows both the analysis of a certain 
structure on a predefined substrate and its synthesis for the required parameters. 
The design equations for the parallel–coupled filter are given in (4.30) [4.4]. They are the 
same as for the end–coupled filter because both filters have the same lowpass network 
representations. 
Now we can present the design flow for the parallel–coupled filters. 
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1. Filter response type and order is chosen based on the filter specifications. 
2. Prototype filter elements gi are calculated as given in section 4.2.4. 
3. The normalized characteristic admittance is calculated as given in (4.30). 
4. The characteristic impedances Z0e and Z0o of the coupled i and i+1 microstrip line are 
given by [4.4]: 
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(4.36) 
5. The dimensions of the microstrip lines are calculated using ADS LineCalc tool, for the 
given substrate definition and calculated characteristic impedances. 
4.2.11. Hairpin Microstrip Filters 
Input Output
…
s0,1 s1,2 s2,3 sn,n+1
d
 
Figure 4. 19 Layout of a hairpin microstrip bandpass filter. 
The layout of a hairpin (or hairpin–line) bandpass microstrip filter is show in Figure 4.19. 
The main advantage of the hairpin filter compared to the end–coupled and parallel–coupled 
ones is that it is very compact. It can be formed by bending the resonator of the parallel–
coupled filter into the “U” or hairpin shape. Consequently, the design equations for the 
parallel–coupled filter in (4.30) can be used for the hairpin filter. The hairpin resonator will, 
however, have additional coupling between the two lines of the same resonator, affecting its 
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properties and the filter response. Hence, a different, more accurate design procedure is 
applied. 
The theory for the hairpin filters is a general theory of coupled resonator filters, which 
relies on determining the coupling coefficients between the resonators M and external quality 
factors of the resonators at the input and the output, Qe. The design equations for the hairpin 
filter are given by [4.4]: 
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1,
+
+
∆
=
ii
ii gg
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∆
=
+1nn
en
ggQ  
(4.37) 
where Qe1 and Qen are the input and output external quality factor, respectively, and Mi,i+1 the 
coupling coefficient between the ith and i+1 resonator. 
Feed line
Y0
s
t
w
Feed line Y0
a) b)
 
Figure 4. 20 Typical input or output couplings of a coupled resonator filter. Coupled–line 
coupling a), tapped–line coupling b). 
There are two typical ways of coupling the feed line to the first or last resonator: parallel–
coupling of the feed line and the resonator (4.20a) and feed line direct tapping of the 
resonator.(4.20b). The external quality factor can be obtained using the EM simulation [4.4], 
and analyzing the phase graph of the S11 parameter. The Qe value is given by: 
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(4.38) 
where ω
–90°, ω0 and ω+90° are frequencies at which the is the frequency for which the S11 
parameter phase equals –90, 0 and +90 degrees (see Figure 4.21). 
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Figure 4. 21 The external quality factor parameter extraction. 
a) b)
f1 f2
Frequency [GHz]
S 2
1
[d
B]
s
S 2
1
[d
B]
 
Figure 4. 22 The coupling coefficient parameter extraction. 
The extraction of the coupling coefficient parameter M also relies on EM simulation. Two 
resonators, shown in Figure 4.22b, are simulated for different values of separation s. Input and 
output feed lines can be, for example, parallel–coupled. In that case the feed line – resonator 
separation must be high to minimize the feed line effect on the resonant frequencies of the 
coupled resonators. The other option is to connect ports directly to the resonators, but the port 
impedance has to be made very high to minimize the effect on the resonant frequencies. 
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Typical frequency response is presented in Figure 4.22a. The coupling coefficient can be 
calculated by: 
2
1
2
2
2
1
2
2
ff
ff
M
+
−
=  
 
(4.39) 
where f1 and f2 represent the lower and higher resonant frequency, respectively. 
Now we can present the design flow for the parallel–coupled filters. 
1. Filter response type and order is chosen based on the filter specifications. 
2. Prototype filter elements gi are calculated as given in section 4.2.4. 
3. The coupling coefficients M and external quality factors are calculated as given in 
(4.37). 
4. Feed line and resonator are simulated, and external quality factor is calculated as given 
in (4.38). Based on these simulations, the appropriate separation s is chosen for the 
required values of Qe1 and Qen. 
5. Two resonators are simulated, and coupling coefficient is calculated as given in (4.39). 
Based on these simulations, the appropriate separation s is chosen for the required 
values of Mi,i+1. 
4.2.12. Selective Microstrip Filters with Transmission Zeros 
Some applications, especially some wireless communications standards, require very 
selective filters. Some advanced filter structures, such as quadruplet and trisection filters, 
offer improved selectivity by introducing transmission zeros close to the passband. This kind 
of filters are a good alternative to standard Chebyshev filters of high order, or elliptic filters, 
which are more difficult for realization. The transfer function of a filter with a single pair of 
transmission zeros is given by: 
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(4.40) 
where Ω is angular frequency normalized to the passband cutoff frequency of the lowpass 
prototype filter, ε is the ripple constant ( 110 10 −= RLε ), LR the return loss, and ±Ωa 
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represents the location of the transmission zeros, i.e. attenuation poles. We can note that if Ωa 
→ ∞ the transfer function becomes standard Chebyshev function. Figure 4.23 gives a 
comparison between a 4th order Chebyshev filter and filters with transmission zeros at Ωa = 
1,4, 1,8. Improved skirt selectivity is evident. However, out–of–band suppression is 
deteriorated. 
Figure 4.24 depicts two bandpass, microstrip filters with transmission zeros: quadruplet 
filter (a) and trisection filter (b). From the quadruplet filter layout we can see the principal for 
the realization of transmission zeros. Resonator pairs 1 and 2, 2 and 3 and 3 and 4 are strongly 
coupled. Resonators 1 and 4 are weakly coupled. The signal which passes through resonators 
1,2, 3 and 4 is subtracted from the signal which goes directly from resonator 1 to 4. At 
frequencies where these signals fully subtract we have zero transmission, i.e. these 
frequencies are transmission zeros. The quadruplet structure in Figure 4.24a gives two 
transmission zeros around the passband, and the trisection structure in 4.24b gives one 
transmission zero. 
 
Figure 4. 23 Frequency response of a lowpass 4th order Chebyshev filter (red), with 
transmission zeros at 1.4 (blue) and 1.8 (pink) of the normalized frequency. 
Design procedure is given in [4.4]. The first part of the procedure is the calculation of the 
external quality factors and coupling coefficients. This calculation depends on the type of the 
filter. The second part of the procedure is to calculate resonator separation for a given 
coupling factor and feed–line coupling for a given external quality factor. This part is 
common to all types of filters, and it was already explained in the previous section on hairpin 
filters. 
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Figure 4. 24 An example of a four–pole microstrip quadruplet filter (a), and a three–pole 
microstrip trisection filter (b). 
4.3. Filter Losses 
The filters analyzed so far were considered lossless. In reality all practical filters consist of 
lossy, lumped or distributed elements. A lossy inductor is conventionally presented as a series 
of an ideal inductor L and resistor R (Figure 4.25a). A lossy capacitor equivalent circuit is 
shown in Figure 4.25b. The inductor and capacitor unloaded quality factors Qu at the angular 
frequency ω is given by: 
R
LQu
ω
=  
 
(4.41) 
CRQu ω=  
 
(4.42) 
(a) (b)
L R
R
(c) (d)
L CR
R
C
L
C
 
Figure 4. 25 Circuit representations of lossy reactive elements (a) and (b) and series and 
parallel resonators (c) and (d). 
Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
76 
For a lowpass and highpass filter ω is usually the cutoff frequency, and for a bandpass and 
bandstop filter it is the centre frequency. Lossy series and parallel resonator equivalent 
circuits are presented in Figure 4.25c and d, respectively. Their quality factors can be 
calculated with (4.41) and (4.42), for the series and parallel resonator, respectively. The 
angular frequency ω is in this case the resonant frequency, i.e. LC1=ω . 
4.3.1. Effects of Filter Losses on the Lowpass Frequency Response 
It is of interest to examine the effect of the dissipation on the filter response. For that 
purpose let us consider a simplified case where all elements have the same unloaded quality 
factor. In that case, after designing an ideal filter, the resistive elements in Fig 4.25 can be 
calculated from (4.41) and (4.42). Figure 4.24 shows filter response of a lowpass 5th order 
Butterworth filter for Qu = 10, 50, 100 and Qu → ∞. 
 
Figure 4. 26 Frequency response of a lowpass 5th order Butterworth filter with lumped 
elements for different quality factor values of the filter elements. 
We can note two effects of the dissipation. One is the increase of the insertion loss by a 
constant amount starting from dc. The second effect is the reduction of selectivity through the 
rounding of the response curve around the cutoff frequency, and reduction of the passband. 
We may note that the effects are relatively significant only for Qu < 50. 
The formula which estimates the insertion loss at zero frequency for a ladder–type lowpass 
filter is given by [4.2]: 
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where Ωc is the normalized filter cutoff frequency, gi is the element value with the unloaded 
quality factor Qui given at the angular cutoff frequency ωc. 
4.3.2. Effects of Filter Losses on the Bandpass Frequency Response 
Let us now examine the effects of dissipation on a bandpass filter. The formula in (4.31) 
can be modified for the bandpass filter, and is given by [4.2]: 
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(4.44) 
where 0AL′∆  represents the increase in insertion loss at the centre frequency, and ∆ the 
fractional bandwidth – as defined in (4.20). We may note here that the increase in insertion 
loss for a bandpass filter is even more significant compared to the lowpass filter, because for 
the same filter prototype elements it is larger by the factor 1/∆. For a narrowband filter this is 
a large factor. 
 
Figure 4. 27 Frequency response of a 60 GHz bandpass filter with lumped elements for 
different quality factor values of the filter elements. 
Figure 4.27 shows the frequency response a bandpass 5th order Butterworth filter with 
lumped elements, centre frequency is 60 GHz, and bandwidth 2 GHz. As for the lowpass filter 
case, all resonators are assumed to have the same unloaded quality factor value Qu = 10, 50, 
100 and Qu → ∞. Even for Qu = 100 the insertion loss at ω0 is as high as 8.3 dB, and for Qu = 
10 it is 57 dB. Strong deterioration of the selectivity is also obvious at Figure 4.27. 
Increasing the filter bandwidth will reduce the insertion loss, as can be seen in Figure 4.28. 
This will, however, strongly reduce the selectivity. 
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Figure 4. 28 Frequency response of a 60 GHz bandpass filter with lumped elements for 
different bandwidth values. 
4.3.3. Microstrip Filter Losses 
The microstrip filters, which are of interest for the 60 GHz range, exhibit three kinds of 
losses: the conductor loss, the dielectric loss and the radiation loss. The signal propagation on 
a lossy transmission line is characterized by the attenuation constant α, which is given in dB 
per unit of length. The attenuation constant is a sum of attenuation constants referring to each 
loss source, i.e. rdc αααα ++= . 
The conductor loss of a transmission line can be estimated by [4.10]: 
WZ
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c
s
c
686,8
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(4.45) 
where Zc is the microstrip characteristic impedance, W the width of the microstrip line and Rs 
is the surface resistance of the signal line and the ground plane. The surface resistance is 
given by: 
σ
ωµ
2
0
=sR   (4.46) 
where µ0 is permeability of free space, σ the conductor material conductivity and ω the 
angular frequency. This loss is usually not significant for filters realized on PCBs, because the 
metal lines have large enough cross–section reducing the signal attenuation per unit of length, 
but for an integrated filter the dimensions are much smaller and this loss becomes more 
important. The skin effect and surface roughness may significantly increase the conductor loss 
for high frequency signals. The skin effect causes the current to flow more on the conductor 
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surface, and less through the centre, effectively reducing the conductor cross–section and 
increasing the loss. The second effect is the consequence of the fabrication process where the 
conductor surface is not flat, but with bumps and holes. This increases the path of the high 
frequency currents, effectively increasing the conductor surface resistance. 
The dielectric loss is given by: 
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(4.47) 
where tanδ is the loss tangent, εr the relative dielectric constant, εre the effective dielectric 
constant and λg is the guided wavelength. 
The radiation loss of a transmission line is very small. It becomes significant only when 
the distance between the strip and ground is comparable to the wavelength. However, 
discontinuities, such as open ends can induce radiation. Radiation is stronger at higher 
frequencies. The microstrip filters radiate into the open air, and when they have a metallic 
enclosure the radiation is absorbed by it. That loss is called the housing loss. 
4.4. Design of the 60 GHz Image–Rejection Filter 
4.4.1. Specifications of the Image–rejection Filter 
As discussed in the second chapter, the result of the mixing process of the IF input signal 
around 5.5 GHz and 56 GHz PLL signal is the wanted signal at 61.5 GHz and the image at 
51.5 GHz. The purpose of the image–rejection filter is to suppress this signal. The calculation 
showed negligible increase of the BER for image suppression of 30 dB or more. The required 
image suppression of 30 dB does not have to be fully achieved by the filter because the other 
components are also more or less selective. The preamplifier was designed earlier and it is 
broadband. The mixer is also broadband, but the image is somewhat stronger than the signal. 
It can be assumed that the combination of the mixer and preamplifier has the approximately 
same conversion gain for both the signal and the image. The PA was not measured before the 
filter was designed, but it was designed as selective, with 10 dB selectivity. This means that 
the minimum filter selectivity is 20 dB. Target selectivity of 25 dB is chosen to compensate 
for the possible lower selectivity of the measured filter. 
Filter insertion loss is also important and should be as low as possible, but we should keep 
in mind that it can be compensated by more amplification from the preamplifier and the PA. 
Bandwidth of the modulated signal is 400 MHz. The required bandwidth of the filter should 
be 2 GHz to compensate for the possible frequency shifts of the real filter. 
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There are three more very important aspects of the filter. One is the area the filter occupies. 
The area is very important because this is an integrated filter and chip area is expensive. The 
second aspect concerns the shape of the filter. A square shape is preferred, because it is more 
likely to fit in the chip layout, compared with a narrow but long filter layout. We should, 
however, note that this depends on the specific design. For our case square shape is preferred. 
The last aspect is the position of the input and the output. Output could, for example, be on 
the “wrong” side, and the signal would have to propagate on a transmission line parallel to the 
filter, introducing additional coupling and affecting filter response. The “correct” position of 
the input and output is dependant on the specific design. For our case it is preferred to have 
them at one side, or at the adjacent corners. 
Two integrated filters for the IEEE 802.15.3c standard [4.11] were developed. The required 
pass band is from 57–to–66 GHz, and the image is at 60% of the signal frequency (IF is not 
fixed), i.e. the highest image frequency is 40 GHz. 
4.4.2. The State–of–the–Art in 60 GHz Filters 
Reference 
Insertion 
Loss 
[dB] 
3-dB 
Bandwidt
h 
[GHz] 
Centre 
Frequency 
[GHz] 
Image 
Rejection 
@offset 
Return 
Loss[dB] Technology 
Size 
[mm2] 
[4.12] 4 4.5 61 20dB @6GHz 13.6 LTCC - 
[4.13] 3.1 2 60 30dB @3GHz 17.2 PCB 4×2 
[4.14] 3.4 8.5 58 20dB @11GHz 13.1 
MEMS 
on GaAs 2.3×2.3 
[4.15] 0.5 2.5 60.5 30dB @3.5GHz 11.2 
NRD 
guide 15×2.5 
[4.16]   77 20dB @6GHz    
[4.17] 6.4 12 77 28dB @20GHz 12 Integrated 0.11×0.06 
Table 4. I Comparison of 60 and 77 GHz Filters. 
There is a very broad activity in the design of filters for different standards and frequency 
ranges. However, there is very limited work done on the filters for 60 GHz applications. 
When the work on the integrated filter for the transmitter started, there was no integrated filter 
published. Table 4. I summarizes filters for 60 and 77 GHz. 
Papers [4.12] and [4.13] present 60 GHz on-board filters with 3 to 4 dB insertion loss. 
[4.13] has very good selectivity of 30 dB@3GHz offset. Filters in [4.14] and [4.15] were 
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produced in special technological procedures, which are not useful for our application. Only 
the paper [4.16] deals with an integrated filter. 
4.4.3. Filter Simulation and Substrate Definition 
Filters were designed for a 0.25 µm process with five aluminum metal layers. Top metal 
layer is the thickest (3 µm), and it is used for filter design to minimize ohmic losses. The 
bottom metal layer is used for ground. Substrate cross–section is presented in Figure 4.29a. 
There is a 1.5 µm thick passivation layer on top of the top metal layer. This passivation layer 
is not leveled as show in Figure 4.29a. 
Electromagnetic (EM) simulations were done with Agilent’s simulator Momentum. It is a 
2.5 dimensional simulator. It is capable to simulate only planar structures, so the substrate 
definition regarding the passivation layer was used as shown in Figure 4.29b. This kind of a 
substrate is good for simulating TLs where most of the EM field is confined between the 
signal line and ground layer. For microstrip filters, most of the EM fields are between the 
resonators (in the top metal layer), and an accurate substrate definition is needed for this 
space. This space is partly filled with SiO2 and partly with air. The shape of Sio2-air profile is 
not planar and it depends on the spacing between the resonators. That is why it is not possible 
to accurately describe the substrate for microstrip filter simulation. To solve this problem, a 
fitted substrate definition was created based on the measurement results of the first microstrip 
filter that was produced. This substrate definition is show in Figure 4.29c. This substrate has 
proven to be accurate enough for different versions of microstrip filters. 
a) b) c)
SiO2 – 9.1 µm
εr = 4.1
tanδ = 0.001
SiO2 – 2.2 µm
SiO2 – 1.5 µm
Si – 750 µm
Al – 0.63 µm
Al – 3 µm
σ = 3.1*107 S/m
SiO2 – 9.1 µm
εr = 4.1
tanδ = 0.001
SiO2 – 2.2 µm
SiO2 – 1.1 µm
Si – 750 µm
Al – 0.63 µm
Al – 3 µm
σ = 3.1*107 S/m
SiO2 – 9.1 µm
εr = 3.8
tanδ = 0.001
SiO2 – 2.2 µm
SiO2 – 0.5 µm
Si – 750 µm
Al – 0.63 µm
Al – 3 µm
σ = 1.8*107 S/m
 
Figure 4. 29 Substrate cross–section (not to be scaled): a) physical, b) for Momentum 
simulations, c) fitted substrate for measured data. 
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4.4.4. Filter Design 
There is a large number of microstrip topologies which could be used for realization of 
bandpass filters for 60 GHz range. Since the goal is filter integration, only compact topologies 
are of interest. Hairpin filter is in this sense a good candidate. Trisection filter also has an 
interesting topology. It exhibits one transmission zero resulting in an asymmetric attenuation 
pattern for the upper and lower stopband. This is of our interest, because only one signal has 
to be suppressed, and a design with a transmission zero at the image frequency would have 
very good selectivity. 
Let us first examine the hairpin filter. The filter is designed for the specification given in 
section 4.4.1 and according to the procedure given in section 4.2.11. Chebyshev filter type is 
chosen because it has better selectivity compared to the Butterworth type. Elliptic filter has 
even better selectivity, but it can’t be realized as a hairpin filter. We should note here that the 
formula for filter order (4.12) is not valid for a microstrip bandpass filter, but only for a 
ladder–type lumped element filter. Simulation shows that minimum required filter order is 
three. 3rd order Chebyshev prototype filter elements are: g0 = g4 = 1, g1 = g3 = 1.0316 and g2 = 
1.1474. This gives the input and output external quality factor parameters: Qe1 = Qe3 = 31.5 
and coupling coefficient parameters: M12 = M23 = 0.0301. 
7,2 µm 25,5 µm
Input Output
a) b)
 
Figure 4. 30 a) 3rd order Chebyshev filter layout. b) Simulated filter S parameters with and 
without dissipation. 
The resonator length should be half of wavelength at 61.5 GHz. EM simulation shows that 
this corresponds to 1330 µm. The external quality factor parameter and coupling coefficient 
parameter are extracted as explained in section 4.2.11. and feed line–resonator and resonator–
resonator separation are extrapolated from the results. The filter layout is shown in Figure 
4.30a. The filter size is 0.28×0.65 = 0.18 mm2.Simulation results without any kind of loss 
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shows 3 dB bandwidth of approximately 2.7 GHz around 61.5 GHz, and image rejection of 
63 dB (Figure 4.30b). The same graph shows filter response with all kinds of loss included. 
We see strong deterioration of the filter response characteristics. Insertion loss is 16.5 dB, 
bandwidth is 4.2 GHz centered around 60.4GHz, and image rejection is 42 dB. Filter center 
frequency was shifted by 1.8%. Reducing resonator length by the same percentage would shift 
the passband center frequency back to 61.5 GHz. 
There are three reasons why the deterioration is so strong. First, integrated metal lines have 
very small cross–section making ohmic losses much larger compared to PCB board lines. 
Second, radiation loss around 60 GHz is greater than for lower frequencies. Third, narrow 
bandpass filters are much more susceptible to loss compared to lowpass filters (see Figure 
4.26 and 4.27). 
This filter with 43 dB simulated image rejection is much more selective than necessary. 
This leaves us with an option to make the filter more broadband, which will improve insertion 
loss, but reduce image rejection (see Figure 4.28). 
13 µm
Input Output
a)
b)
57 µm
 
Figure 4. 31 a) Trisection filter layout. b) Simulated filter S parameters with and without 
dissipation. 
Let us now examine the filter with a trisection topology. As mentioned in the section 
4.2.12, design procedure is given in [4.4], and filter was designed for the specifications given 
in section 4.4.1. Figure 4.31 shows a layout and simulated S parameters of a trisection filter. 
Filter size is 1.04×0.42 = 0.44 mm2. Simulation results without dissipation show 3 dB 
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bandwidth of approximately 2.8 GHz around 61.8 GHz, and image rejection of more than 
90 dB (Figure 4.31b). The same graph shows filter response with dissipation. Insertion loss 
with dissipation is 16.5 dB, bandwidth is 3 GHz centered around 60.5GHz, and image 
rejection is 49 dB. Filter center frequency can be shifted to 61.5 GHz by reducing resonator 
length by 1.6%. 
The Chebyshev and trisection filter gave very similar results, with trisection filter having 
better image rejection. Both have very high insertion loss, and would have to be redesigned as 
broadband for lower insertion loss. Broadband filters need strong coupling between 
resonators, i.e. resonators have to be next to each other in close proximity. Hairpin resonators 
are placed in parallel and have stronger coupling compared to trisection resonators, which are 
only partly placed in parallel. Therefore, hairpin filter are better suited for broadband design. 
Hairpin filter is also smaller and it would fit better in the transmitter layout due to the position 
of the input and output. 
4.4.4.1. Broadband Hairpin Filter 
As discussed already, the hairpin filter had to be redesigned as a broadband to reduce the 
insertion loss. The filter was designed so that the lowest transmission pole equals the signal 
frequency, i.e. 61.5 GHz (see Figure 4.32b). For larger filter bandwidth, the insertion loss 
decreases, but the filter is also less selective. The highest bandwidth that satisfies the 
condition of 25 dB image rejection is 15 GHz. EM Momentum simulations were done for the 
substrate shown in Figure 4.29b. Minimum value of the insertion loss achieved in simulation 
is 7.3 dB. This is a large improvement compared to the narrowband filter with 16.5 dB 
insertion loss. Filter layout photo is shown in Figure 4.32a, together with the deembeding 
structures: short, open and thru, below the filter. Feed lines are 50 Ohm transmission lines, 
14 µm wide. The resonator lines are 30 µm wide. Wider resonator lines were chosen because 
they give better selectivity. 
The filter was produced and measured. Measured data was shown in Figure 4.33. The 
position of the poles and image rejection match well with the simulation, but there is 
significant mismatch in the value of the insertion loss. The lower transmission pole is shifted 
up by 1 GHz, which can be easily compensated by increasing the resonator length 
proportionally to the frequency shift. That is way we should observe the image rejection and 
insertion loss also with 1 GHz shift. Image rejection is 23 dB (62.5 to 52.5 GHz). Insertion 
loss is 11 dB (at 62.5 GHz). Both in simulation and measurement the return loss is very low, 
just –3 dB. The filter dimensions are 0.6x0.4 mm2. 
The substrate definition was changed to fit the measurement results (see Figure 4.29c). The 
new substrate definition parameters don’t have physical values. They are just used to better 
predict measurement results. This substrate definition was used for the subsequent filter 
designs. 
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This filter was used for the TX version I. 
a) b)
 
Figure 4. 32 a) Photo of the manufactured filter with the deembeding structures: short, open 
and thru. b) Simulated filter S parameters. 
 
Figure 4. 33 S parameters of the hairpin filter: measured and simulated with fitted substrate. 
4.4.4.2. Broadband Parallel–Coupled Asymmetrically Tuned 
Filter 
Second version of the image rejection filter was designed, primarily, to improve the 
insertion loss, but also to further reduce insertion loss. The filter was first designed as a 
parallel–coupled broadband filter. It is a third order filter, synchronously tuned, i.e. all three 
resonators have the same length. The characteristic impedance of each parallel–coupled pair is 
50 Ohms. 
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Figure 4. 34 Filter layout with ports for Momentum simulation. 
Such a filter is very long and narrow, which is very unpractical for transmitter integration, 
so the filter shape was changed into meandering structure (see Figure 4.34). The parallel–
coupled pairs are at 160 µm distance, to reduce coupling, which deteriorates selectivity. The 
filter was asynchronously tuned (the second resonator is shorter than the other two). The filter 
was optimized in such a way to have two transmission poles around 61.5 GHz, and the third 
pole is at the other end of the passband (see Fig 4.36). This improves both the insertion loss as 
well as image rejection. The characteristic impedance of the first and the last parallel–coupled 
pair should be kept at 50 Ohm for good return loss of the filter, whereas the characteristic 
impedance of the two middle pairs can vary significantly with little impact on the return loss. 
 
Figure 4. 35 Simulated and measured S parameters of the filter. 
Figure 4.34 shows the layout of the filter for Momentum simulation. The first and the last 
parallel–coupled pair has width 10 µm and spacing 6 µm. The two middle pairs have width 
6 µm and spacing 10 µm. The filter dimensions are 0.56×0.62 mm2. Substrate definition is 
shown is Figure 4.29c. Simulation and measurement results match very well (see Figure 
4.35). Insertion loss is 9.7 dB, image rejection 24.8 dB and return loss –22 dB with pads, and 
–13 dB without pads. Figure 4.36 shows simulated filter S parameters for the cases with and 
without ohmic losses, as well as with and without radiation (simulating option of 
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Momentum). These simuations give us insight of effects of ohmic loss and radiation. It can be 
seen that most attenuation in the passband comes from the radiation. It also causes frequency 
shift of the passband. 
This filter was used for the TX version II. 
 
Figure 4. 36 Simulated S parameters with ohmic losses and radiation (i.e. with dissipation) 
and without. 
4.4.4.3. Parallel–Coupled Asymmetrically Tuned Filter for the 
IEEE 802.15.3c Standard 
The filter is intended for the IEEE 802.15.3c standard. Requirements for the filter are a 
large passband of 9 GHz (57–to–66 GHz) and 30 dB image rejection below 40 GHz. 
Selectivity requirements are not relaxed, but the filter needs good matching and low insertion 
loss in a large frequency range. 
 
Figure 4. 37 Photo of the manufactured filter. 
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Figure 4. 38 Simulated S parameters of the filter with and without pads. 
The filter was designed and optimized in the same way as the filter in the previous section. 
The difference here is that the transmission poles are further apart, to cover the large 
bandwidth. Filter layout photo is shown in Figure 4.37. All four coupled pair have width 6 µm 
and spacing 6 µm. The filter dimensions are 0.55×0.60 mm2. Substrate definition is shown in 
Figure 4.29c. Measured and simulated results are shown in Figure 4.37. They match well, but 
the transmission poles are closer in measurement than in simulation. Insertion loss is between 
6.7 and 8.2 dB inside the range: 57–to–66 GHz. The minimum image rejection is 38 dB. The 
return loss is from –13 to –6 dB with pads. The simulated return loss without pads is from –13 
to –9 dB. The effect of pads on the simulated S parameters can be seen in Figure 4.38. 
 
Figure 4. 39 Measured and simulated S parameters of the filter with pads. 
4.4.4.4. Lumped Element Filter for the IEEE 802.15.3c Standard 
Filters with lumped elements have considerably lower selectivity than with microstrip 
resonators. Since selectivity requirements for the IEEE 802.15.3c standard are very low, 
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lumped element filter is a good candidate for realization of this kind of filter. Similar 
approach was used in [4.17] for a 77 GHz filter. 
 
Figure 4. 40 Schematic of the lumped element filter. 
The filter was realized with two transmission poles. Lumped model schematic is shown in 
Figure 4.40. Filter simulation included Momentum simulation of all transmission lines with 
pads (see Figure 4.41). Based on this simulation, a component was created and it was used in 
schematic with capacitors for the filter simulation. Capacitors have value: C1 = 27 fF, C2 = 
45 fF and C3 = 20 fF. The filter has poles in simulation at 58.5 GHz and 65 GHz. 3 dB 
bandwidth is 17 GHz (54–to–77 GHz). Insertion loss in the band of interest (57–to–66 GHz) 
is 2.8 to 3.8 dB. Return loss is below –15 dB in the whole range. The minimum image 
rejection is 25 dB (see Figure 4.42). The filter size without pads is only 220×90 µm2. Small 
size, low insertion loss and good return loss make this filter better solution for this application 
than the microstrip filter presented in section 4.4.4.3. Measured S parameters match well with 
the simulation (Figure 4.42). The insertion loss is from 3.3 to 4.3 dB (57-to-66 GHz) and the 
minimum image rejection is 23 dB. The upper transmission pole is shifted by 3 GHz. It can be 
shifted back for better return loss. 
This filter was used for the TX version III. In addition to the image–rejection, the filter also 
attenuates the VCO feed-thru at 48 GHz. This is important because the TX and RX antennas 
are in close proximity (see Figure 6. 11) and a strong VCO feed-thru could saturate the LNA. 
 
Figure 4. 41 Filter layout used for Momentum simulation. 
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Figure 4. 42 Measured and simulated S parameters of the lumped filter. 
4.4.4.5. Narrowband on–Board Filter 
Material used for the board is Rogers 3003 with relative electric permittivity εr = 3 and 
thickness of 5 mil. This is too thin for mechanical stability, so additional layer of FR4 was 
used. Metal layers are from copper, with additional gilding of the upper and lower copper 
layer. Top metal layer has thickness of 35 µm. Gilding increases conductivity and reduces 
filter insertion loss. Design rules for the PCB specify that minimum line width is 100 µm and 
minimum metal separation is 110 µm. These rules are stricter than for some other PCB 
production technologies, but, on the other hand, price is lower. 
Design goals for the filter are: centre frequency at 61 GHz with 2 GHz passband 
bandwidth; more than 20 dB image suppression at 51 GHz (with respect to 61 GHz), small 
insertion loss (3–to–4 dB), compact design and a design robust to production tolerances. 
Tolerances are relatively high since the used inexpensive technology is not very accurate. 
Figure 4.43 shows produced filter photo. It features a simple layout composed of three 
coupling structures: two with side coupling and one with end coupling. Needed image 
rejection of 20 dB can be easily achieved with this structure and the design is compact. 
G
S
G
G
S
G300 µm
 
Figure 4. 43 On-board filter photo with marked probing positions. 
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Figure 4. 44 Simulated and measured S parameters of the on–board filter. 
Filter is implemented using 50 Ω transmission lines (width 300 µm). Using narrower lines 
enables better design with respect both to insertion loss (due to stronger coupling) and 
selectivity. However, filter characteristics vary significantly due to process tolerances if 
narrow (100 µm) transmission lines are used. 
Filter design had to include structure for the measurements. The filter was measured 
probing on a wafer probe. Probes with ground–signal–ground (GSG) footprint and 250 µm 
pitch were used. Probing position is indicated on the Figure 4.43 with GSG letters. EM 
simulation showed that the probing structure has very good matching to a 50 Ω line. 
Comparison of simulated and measured results is show in Figure 4.44. The insertion loss of 
the filter with the probing structure is 3.8 dB (both in simulation and measurements). De–
embedded value is 3.5 dB. The measured characteristic is more flat for the passband. The 
image–rejection is 26 dB in simulation and 20 dB in measurement, which is not optimal but is 
sufficient. The measured results over 10 boards for the insertion loss vary 0.3 dB and for the 
image–rejection 1.5 dB. These tolerances are acceptable. 
This filter was used for a test version of a TX without a PA and an integrated filter. 
4.5. Summary 
In this chapter the design of the integrated image–rejection filters has been analyzed. There 
is limited work done on filters for 60 GHz applications, and filters which were published were 
produced on–board. The analysis presented here is the first on integrated filters for 60 GHz. 
The main problems related to the design of integrated filters arise from the low quality 
factor Q of the integrated resonators. The loss comes mainly from the radiation and the ohmic 
Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
92 
loss. Bandpass filters are much more susceptible to the low Q, especially the narrowband 
filters. 
Two measures to reduce the insertion loss of the image–rejection filters were suggested. 
One is to design the filter as broadband. The lowest transmission pole should match the signal 
frequency. This measure deteriorates selectivity, so the minimum required image–rejection 
will limit the width of the passband. 
The second measure is to optimize the filter asynchronously. The filter was designed so that 
two transmission poles are around the signal frequency. This measure will improve both the 
insertion loss and the image–rejection. 
In the case when the image is far away from the signal (AFE version II) and when the filter 
requirement are not strict, the best option is to design a lumped element integrated filter. 
Lumped element filters are very small and can be optimized for very good insertion loss and 
return loss. 
The on–board filters can be designed for a strict set of specifications. The board production 
process must, however, have very strict tolerances. The on–board filter presented here was not 
designed for strict specifications. Hence, it was produced on a low–cost PCB. The filter has a 
robust, compact design. 
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5.  
5.1. Introduction 
This chapter presents the design of the power amplifier, which is one of the most important 
blocks in RF transmitters. The first section addresses the basic concepts related to the PA 
design, such as amplifier stability, gain, input/output matching, saturated and linear output 
power, efficiency, power dissipation, small-signal and large-signal matching and nonlinear 
distortion. Main power combining techniques and their limits are also discussed.  
Modelling of passive structures, and the test structures used to verify EM simulations and 
measurement procedure are presented in the third section. The procedure of the PA design for 
our 60 GHz wireless communications system is presented in the next section. The choice of 
topology, class of operation and power combining technique is discussed. The difficulties of 
making the layout from the schematic for mm-wave circuits are explained. 
The measurement results for the fabricated PA are presented along with a comparison of 
the state-of-the-art power amplifier designs at 60 GHz in SiGe an CMOS  technologies. 
PA theory application field is broad, but the discussions in this chapter will be focused on 
the areas relevant for 60 GHz frequency range and SiGe HBT transistors. For example, the 
achievable output power in SiGe at 60 GHz is around 20 dBm, which is much lower than 
output power levels at lower frequencies – above 30 dBm. Consequently, the PA design won’t 
deal with extreme problems of self heating common to low frequency high power PAs. 
Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
94 
5.2. Power Amplifier Theory 
Design of a power amplifier entails achieving different and often conflicting requirements 
regarding its operation characteristics, such as output power, gain, stability of operation, input 
and output matching, power-added efficiency etc. Before discussing operation of an amplifier 
with high output power, i.e. power amplifier, let us first see basic design equations and 
stability analysis of a small-signal amplifier. This analysis is, in the most part, applicable on 
the power amplifiers. 
The block diagram of a simple, one-stage, microwave amplifier is shown in Figure 5. 1. It 
consists of a transistor (BJT, HBT or FET), which is characterized by its S-parameters. The 
transistor is biased using biasing circuitry, which is for simplicity not shown in the picture. 
The transistor input and output impedance is matched to the source and load using the input 
and output matching networks. These networks are passive, while biasing circuitry is often 
active. 
 
Figure 5. 1 A block diagram of a one-stage microwave amplifier. 
Transistor S-parameters are frequency dependant and the following analysis is accurate 
only at the frequency of S-parameters, but practically it can be seen as a narrow bandwidth 
analysis because S-parameters of the transistor are approximately constant in a small 
frequency range. 
5.2.1. Stability Considerations of an Amplifier 
The first step in an amplifier design is to check if the transistor is unconditionally stable, 
i.e. if it would oscillate for certain impedances at the input and/or output. This is important 
because an amplifier oscillation is a highly undesirable phenomenon. In such cases the 
amplifier performance may change strongly and it may lead to circuitry damage. The 
oscillation as an unwanted, usually strong, signal represents noise to the useful signal and in 
transmitters this signals could lead to transmission in a forbidden band. 
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For an amplifier as presented in Figure 5. 1, oscillations are possible when either the input 
or output port presents a negative resistance. This can be mathematically expressed using the 
input and output reflection coefficient as: 1>Γin  or 1>Γout . Γin and Γout can be expressed in 
terms of transistor S-parameters and source and load reflection coefficients (ΓS and ΓL) as 
given [5.1]: 
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The input and output port impedances Z1 and Z2 (Figure 5. 1) have positive resistance 
(standard 50 Ohm). After transformation with passive matching networks the real part of the 
impedance in every case remains positive, i.e. 1<ΓS  or 1<ΓL . If an amplifier is stable for 
any impedance (with positive resistance) at the input and output port (i.e. for any 1<ΓS  and 
1<ΓL ) for any given frequency, we say that it is unconditionally stable. If this is not the case 
for some input or output impedances, the amplifier is potentially unstable. 
When analyzing a potentially unstable amplifier it is useful and common to use the 
graphical representation of the reflection coefficients (ΓS and ΓL) in the Smith chart. Solving 
equations 1=Γin  and 1=Γout  for ΓL and ΓS gives output and input stability circles in the 
Smith chart, respectively. The next step is to determine whether the stable region is inside or 
outside of the circle. A simple way to do that is to take the point in the centre of the circle 
( 0=ΓL ) and if it is true that 111 <=Γ sin  then the centre of the Smith chart is in the stable 
region, and vice versa. Analog is true for the input stability circles. 
If it is possible, the goal is to design an unconditionally stable amplifier. This is checked 
using stability criteria derived from the condition that the stable regions of the input and 
output stability circles cover the whole Smith chart. Mathematical representation of necessary 
and sufficient conditions for unconditional stability is as follows [5.1]: 
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1<∆  
 (5.4) 
where, 
21122211 ssss −=∆   (5.5) 
Another way to mathematically express the necessary and sufficient conditions for 
unconditional stability is: 
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1>K   (5.6) 
01 2222
2
111 <∆−−+= ssB   (5.7) 
Other stability factors are commonly used in the literature such as the µ-parameter [5.1]. 
Some microwave transistors are unconditionally stable, but some are not. If 0<K<1 for 
most of the impedances in the Smith chart the amplifier would be stable, but for –1<K<0 most 
of the impedances in the Smith chart would cause the amplifier to oscillate. 
 
a) 
 
b) 
Figure 5. 2 a) Stability factor for a HBT npn201_8 transistor in a common emitter 
configuration. b) The source and load stability circles at 20 GHz ( 6.0≅K ) with the stability 
region outside of the circles. The unity circle is 1=Γ . 
As an illustration we can see the stability factor of an HBT npn201_8 transistor in IHP 
SiGe H1 technology in a common emitter configuration, shown in Figure 5. 2a. For 
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frequencies below 40 GHz the transistor is not unconditionally stable ( 1<K ). The graphical 
representation of the impedances at the input and output is shown in Figure 5. 2b at 20 GHz. 
For all input impedances inside the blue (unity) circle and outside of the red (source stability) 
circle the transistor would be stable (at 20 GHz). For all output impedances inside the blue 
(unity) circle and outside of the purple (load stability) circle the transistor would be stable (at 
20 GHz). 
5.2.2. Small-Signal Operation of an Amplifier 
There are several power gain definitions in the literature, which are used in the design of 
microwave amplifiers. Let us first see the powers used in their definitions. PL represents the 
power delivered to the load (Z2 in Figure 5. 1). PAVN represents the power available from the 
(output matching) network. If the amplifier is ideally matched to the load impedance then 
PL = PAVN. PIN represents the power delivered to the amplifier from the source. PAVS 
represents the power available from the source. If the amplifier is ideally matched to the 
source impedance then PIN = PAVS. Based on these power definitions, the following power 
gain definitions are used: the transducer gain GT, the power gain Gp and the available power 
gain GA. They are defined as [5.1]: 
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If the amplifier is ideally matched to the load (output conjugate match ∗Γ=Γ Lout ) than 
GT = Gp, and if it is at the same time ideally matched to the source (input conjugate match 
∗Γ=Γ Sin ) then GTmax = Gpmax = GAmax. This is also called the simultaneous conjugate match, 
and it gives the maximum gain for the amplifier, when it is unconditionally stable. For the 
conditionally stable case GTmax is given as [5.1]: 
( )12
12
21
max −−= KK
s
sGT   (5.11) 
and for K=1 we get the maximum stable gain 1221max ssGT = . 
From the transistor S-parameters, the stability and ΓS and ΓL for the maximum gain can be 
calculated [5.1]. If the transistor is unconditionally stable, input and output matching networks 
to transform port impedances Z1 and Z2 to the required values for the transistor can be 
Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
98 
designed. If the transistor is conditionally stable, additional circuitry can be added [5.1] to 
make it unconditionally stable – which is usually preferable, or if the reflection coefficients ΓS 
and ΓL are in the stable region – the amplifier can be left as conditionally stable. We should 
note here that adding additional circuitry for stability usually degrades amplifier performance 
in terms of amplification or output power. 
Amplifier design uses graphical representation in the Smith chart to present the optimal 
values for Gp and GA. It can be shown that point for a constant Gp or GA in the Smith chart 
form circles [5.1]. Equations for the centre and radius of these constant-gain circles can be 
found in [5.1]. 
An example of constant-gain Gp or GA circles is shown in Figure 5. 3, depicting points for 
Gpmax and GAmax and circles with 1, 2 and 3 dB lower amplification. The circles are calculated 
for an HBT npn201_8 transistor in IHP H1 technology in a common emitter configuration at 
60 GHz. 
As shown in the section 5.2.1, the transistor is stable at 60 GHz, but not below 40 GHz. A 
structure, similar to the one shown in Figure 5. 14, can be added to make the transistor 
unconditionally stable without significant effect on the performance at 60 GHz. 
 
Figure 5. 3 The Smith chart with constant gain GA and Gp circles for an HBT npn201_8 
transistor in IHP H1 technology in a common emitter configuration at 60 GHz. 
5.2.3. Amplifier Linearity 
The analysis so far, has assumed transistor S-parameters that are not dependant on the level 
of the input signal. This is of course not realistic, because it would mean that the amplifier can 
provide unlimited power at the output. The output power is usually limited by the transistor 
breakdown voltages and the supply voltage, and very rarely by the maximum allowed current. 
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Figure 5. 4 shows the principal of amplification with a bipolar transistor in common emitter 
configuration. The figure shows transfer characteristic of the input signal (base-emitter 
voltage) to the output signal (collector current) and the quiescent dc operating point of the 
transistor. A relatively small and a relatively large signal are amplified. It can be seen that the 
large sinusoidal signal gets distorted during amplification and the small signal doesn’t. This is 
because the transfer characteristic is not linear, but in a small range around the quiescent point 
it approximately is. If we assume that the amplifier is a memoryless system (in most cases 
true) the transfer characteristic is given as [5.2]: 
( ) ( ) ( ) ( ) ( ) K++++= txatxatxatxaty iiiio 4433221   (5.12) 
but it is usually approximated with the first three elements of the series. 
 
Figure 5. 4 Amplification and distortion of a small and large signal (voltage to current) in a 
bipolar transistor with common emitter configuration. 
Output signal distortion is possible both in the amplitude (AM-AM distortion) and in the 
phase (AM-PM distortion). Amplifier nonlinearity causes different phenomena, such as: 
• creation of higher harmonics from the sinusoidal input signal, 
• gain compression (AM-AM distortion), 
• desensitization and blocking of a weak desired signal in the presence of a strong 
interferer (common for receivers), 
• transfer of the amplitude modulation from a strong interferer to a weak desired 
signal (called cross-modulation, common in receivers), and 
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• creation of intermodulation (IM) products from two signals of different frequency. 
Since power amplifiers don’t have the problem of strong interferer, desensitization, 
blocking and cross-modulation phenomena are not of interest in a PA analysis. Other 
nonlinear phenomena will be analyzed in the following subsections. 
5.2.3.1. AM-AM Distortion and 1dB Compression Point 
For a sinusoidal input ( ) ( )tAtxi 11 cos ω= , the output signal is [5.2]: 
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 (5.13) 
It can be seen that the output contains harmonics of the input signal, i.e. signals with 
frequencies which are integer multiples of the input signal frequency. 
The amplification of the input signal is 43 2131 Aaa + . For small A1 the amplification (a1) is 
approximately constant. For A1 large enough, the amplification drops, because a3 < 0 (a3 > 0 
would mean that the amplifier oscillates, or that the quiescent point is close to the breakdown 
voltage). Typical shape of the Pout vs. Pin curve in the log-log scale is shown in Figure 5. 5. 
1dB compression point (P1dB) is an often used parameter, which is a figure of merit for 
amplifier linearity. Output referred P1dB represents the power of the amplified signal at the 
output, when the amplification drops by 1 dB (see Figure 5. 5). The power of the input signal 
represents the input referred P1dB. Further in the text, P1dB represents output referred value, 
unless otherwise stated. 
Pout
Pin
Linear region
Low signal distortion
Non-linear region
Strong signal distortion
P1dB
1dB Compression point
1dB
 
Figure 5. 5 Typical Pout vs. Pin curve showing the 1dB compression point and regions of low 
and high distortion. 
It should be noted that P1dB is only a figure of merit for the AM-AM distortion. It doesn’t 
tell us anything about the AM-PM distortion. A PA can have low AM-AM, but high AM-PM 
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distortion. However, in many cases, these values are strongly correlated and P1dB is used as 
an indicator for the AM-PM distortion, too. 
5.2.3.2. AM-PM Distortion 
AM-PM distortion is a phenomenon that the phase of the output signal depends on the level 
of the input signal. This type of distortion is important in systems that employ some kind of 
phase modulation. It is a result of a complex dependency of transistor parameters, such as 
base-collector capacitance, on the level of the input signal [5.3]. Typical measurement of the 
relative phase versus the input power (log scale) is shown in Figure 5. 6. The best 
performance exhibit amplifiers in class A (high-linearity PA in the picture). The relative 
phase changes only for power above P1dB. Class AB amplifiers (low-linearity PA in the 
picture) have significant change of the relative phase even for very low levels of the input 
signals, much below P1dB. The unit for the AM-PM distortion is deg/dB. 
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Figure 5. 6 Typical measurement of the relative phase for a high-linearity PA (class A) and 
low-linearity PA (class AB). Pin is in log scale. 
5.2.3.3. Intermodulation Distortion 
Intermodulation (IM) distortion appears when there are at least two tones at the input, i.e. 
for ( ) ( ) ( )tAtAtxi 2coscos 211 ωω += . The output contains these signals (frequencies ω1, ω2), 
their harmonics (frequencies 2ω1, 3ω1, … 2ω2, 3ω2, …) and the result of mixing of the input 
tones (frequencies ω1±ω2, 2ω1±ω2, ω1±2ω2, …). The amplitude of each component can be 
calculated by submitting this input signal into the transfer characteristic equation (5.12) as 
given in [5.2]. 
Communication systems are usually more sensitive to IM components, than signal 
harmonics, because they usually fall far away from the used spectrum and are easy to filter 
out. Third order IM component 2ω1–ω2, and ω1–2ω2 (see Figure 5. 7) for close frequencies ω1 
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and ω2, fall inside the spectrum and can’t be filtered. These IM components cause so called 
spectrum regrowth phenomenon. 
ω
Amplified input signals
P [dB]
Intermodulation components
ω1 ω22ω1-ω2 2ω2-ω1
 
Figure 5. 7 Output spectrum of an amplifier around the input tones. 
The figure of merit for IM distortion is called third order intercept point (IP3). IIP3 is input 
referred IP3 and OIP3 is output referred IP3. It can be shown that as a rule of thumb the input 
referred P1dB and IIP3 have the following relation [5.2]: 
dBdBPIIP 6.913 +=   (5.14) 
5.2.4. Linearity of Cascaded Amplifiers 
If one stage amplifier can’t provide sufficient gain, the common solution is to cascade 
amplifiers. The total gain (Gtot) of a cascade of n amplifiers is the product of gain of each 
amplifier (Gi), i.e. the sum of gains in dB [5.2]: 
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Cascading amplifiers has an adverse effect on the overall linearity. If ith amplifier has gain 
Gi and input referred IP3 IIP3,i, total IIP3 (IIP3,tot) is approximately given as [5.2]:  
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The equation (5.16) shows that all stages contribute to the total IIP3, but the last stage is 
scaled by the gain of all the previous stages – making it, usually, the dominant factor. For a 
large Gn, the effect of previous stages is negligible. For a small Gn, the contribution of 
previous stages may even dominate. 
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Amplifier1 Amplifier2
P1dB1
G1 =10 dB
P1dB2=10 dBm
G2 =10 dB
Input Output
 
Figure 5. 8 Two cascaded amplifiers with equal gain. 
∆P1dB [dB] 10 7 5 3 0 
P1dBtot–P1dB2 [dB] 
for two stages 
–2.59 –1.38 –0.86 –0.56 –0.28 
P1dBtot–P1dB2 [dB] 
for three stages 
–4.2 –1.94 –1.13 –0.66 –0.3 
Table 5. I Degradation of output P1dB due to amplifier cascading for two and three stages 
Using multiple stages in the mm-wave range is often necessary because of the relatively 
low gain that can be achieved per stage. It is of interest to see the effect of cascading 
amplifiers with moderate gain on the total output P1dB (P1dBtot). This effect can be 
calculated from equations (5.16) and (5.14). We will examine simple cases of two (shown in 
Figure 5. 8) and three amplifiers, with equal (relatively low) gain of 10 dB. The last stage has 
output referred P1dB of 10 dBm, and all three amplifiers have equal gain of 10 dB. Table 5. I 
presents the reduction of P1dBtot for different values of ∆P1dB (∆P1dB = P1dB2–P1dB1 = 
P1dB3–P1dB2). As can be seen from Table 5. I, for ∆P1dB=10 dB (i.e. P1dB2–P1dB1 = G2), 
P1dBtot is reduced by 2.59 dB. This is for most applications too large reduction. Even for 
∆P1dB of just 3 dB, the reduction is almost 0.6 dB, which is for a mm-wave PA significant 
due to limited achievable values and problematic power combining (see section 5.2.7). For 
three stages the need for small ∆P1dB is even greater. This means that even the earlier stages 
of a PA need larger transistors and higher power consumption, causing more self heating and 
reducing the overall efficiency. 
5.2.5. Efficiency and PA Classes 
PA efficiency, denoted as η, is defined as a ratio of the delivered RF power (PRFout) to the 
load and the dissipated dc power by the PA: 
DC
RFout
P
P
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 (5.17) 
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An ideal PA has η = 1, i.e. 100%. One more figure of merit commonly used for PA 
efficiency is power-added efficiency (PAE), which represents the ratio of the delivered RF 
power reduced by the input RF power (PRFin) and the consumed dc power: 
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Figure 5. 9 Load lines and quiescent points for different PA classes of operation with the 
sinusoidal input signal and resulting output waveforms. 
PAE is more commonly used for high-frequency PAs than η, because it gives a fairer 
comparison between different PAs. Two PAs with equal PRFout and dc power consumption and 
different gain have the same η, but since more gain requires more dc power, the PA with 
higher gain is really more efficient, and PAE unlike η will show this. 
PAs have historically been divided into several classes: A, AB, B, C for analog input 
signals and D, E (and others) for digital input signals [5.2]. Classes refer to the topology and 
biasing of the transistor, and can achieve different levels of efficiency. Figure 5. 9 shows 
typical IV curves of a BJT transistor, and load lines with quiescent points for the analog A, 
AB, B and C classes. Class A is the most linear, i.e. the largest P1dB with the lowest phase 
distortion can be achieved in this class. However, it is the least efficient with theoretical 
maximum for efficiency of 50% [5.2]. The main disadvantage is that the power dissipation is 
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high and constant even when there is no signal at the input. Classes B and C have higher 
theoretical maximum for efficiency of 78% and 90%, respectively [5.2]. They also have no 
power dissipation when there is no input present, and class AB has low power dissipation. 
However, they have high distortion, because the signal is not present for the full period of the 
input signal (see Figure 5. 9). 
5.2.6. Load-Pull Measurements 
Section 5.2.2 showed amplifier design for maximum gain for small signals. For a power 
amplifier, the main parameter of interest is not gain but output power (P1dB or Psat) and PA 
design is centred around output power optimization. This, however, can’t be done with small 
signal S-parameters, because they depend on the power level. Load-pull measurement is used 
to test the transistor output power versus the complex load seen by the transistor [5.2]. Figure 
5. 10 shows the measurement setup. The tuner behind the transistor creates different load 
impedances ZL and the power meter measures the delivered power. When ZL changes, so does 
the input impedance Zin. The tuner in front of the transistor is used to match the changing Zin 
to the signal generator, so that the transistor always gets the same power at the input. In such a 
way, the measured output power depends only on ZL. 
Signal
Generator
Tuner with 
Impedance 
Control
ZLZin
Power
Meter
Tuner with 
Impedance 
Control
Transistor 
 
Figure 5. 10 Load-pull measurement setup. 
The load pull measurement system is usually automatic and produces in the Smith chart the 
optimum output impedance and curves of constant output power (see Figure 5. 15b). These 
systems are, however, relatively complex and not available for the mm-wave frequencies, 
because of difficulty to make tuners for high frequencies. For this range one has to rely on the 
transistor models, which are not accurate for high power levels. For class A PAs and P1dB 
optimization (i.e. for low nonlinearities) transistor models are usually sufficient [5.3]. 
5.2.7. Power Combining Techniques 
Power combining is used when one transistor cannot supply sufficient power level at the 
output. There are two main techniques which are commonly used. One is to parallelize several 
transistors as shown in Figure 5. 11a. The other is to use hybrid dividers to equally split the 
input signal power and feed it to two or more amplifiers (see Figure 5. 11b) and then to sum 
the power of the output signals by means of hybrid combiners. 
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Figure 5. 11 Power combining techniques: Parallelizing transistors a) and using hybrid 
dividers to split input signal and hybrid combiners to add output signals. 
The first technique is simple for implementation but has important disadvantages: 
1. The input and output impedance of n parallel transistors is n times smaller, and for 
n large enough, it becomes comparable to the resistance of the input or output 
matching network. The loss in the matching network becomes large and overall 
efficiency and delivered output power drops. This means that paralleling transistors 
makes sense only for a relatively small number of transistors. 
2. If one transistor fails, the whole amplifier fails. 
3. All transistors should be well matched and identical in order to keep equal load 
sharing. The last problem is easier to solve for the integrated as opposed to the 
discrete case. If the transistors are placed one next to the other in the layout, their 
parameters will be very similar resulting in good load sharing. 
The technique using hybrid dividers and couplers is advantageous because it doesn’t suffer 
from the problems of the parallelizing technique. Here, if one transistor fails, the PA will 
continue to work with lower output power. But this technique has disadvantages too: 
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1. The whole amplifier with input and output matching networks and biasing circuitry 
is copied, not just transistors. This results in much larger PA area, which is an 
expensive resource for an integrated solution. 
2. The area is further increased with the use of hybrid combiners, usually Wilkinson 
couplers. For the lower frequencies, the size of hybrid combiners is large, which is a 
problem for an integrated solution. For the higher frequencies, the size is smaller, 
but the insertion loss is significant, reducing the output power of the PA. 
We can summarize that for the mm-wave range, integrated PAs power combining is 
possible and efficient for a very limited number of transistors/amplifiers. Another approach in 
power combining is to use multiple PAs and multiple antennas as in beam forming 
architecture. The power is then “combined” in the air – without any loss. 
5.3. Modeling of Distributed Passive Elements for Matching 
Passive structures such as inductors, transmission lines (TLs) and metal lines are used for 
matching structures and as interconnect lines. In the microwave range these structures need to 
be properly modelled. Some of these structures are characterised in the literature with a closed 
form expressions, such as TLs and inductors, but EM simulation of the distributed passive 
elements is still extremely important. The EM simulation enables characterisation of the exact 
layout and calculates all parasitics and couplings, which can be very significant in the 
microwave range. Furthermore, many structures are not characterised by equations, and need 
to be simulated, for example metal lines without ground layer, or inverted TLs with top metal 
layer as ground and silicon below the signal line. Interconnect lines, even when very short 
(10 µm), need to be simulated. 
The program used here to perform EM simulations is Momentum, which is integrated in 
Agilent ADS simulation software. It is a 2.5D simulator, which means that it doesn’t take into 
account fields around structures in the vertical direction (i.e. vias). This is, however, not 
significant for an integrated design, due to the planar nature of the layout. After the 
simulation, the program allows simple creation of a schematic data component with the 
attached simulated S-parameter file. The component can be used in the schematic for any 
frequency domain simulation and in time domain after calculation of impulse responses for 
each port. 
The program was first verified by comparing simulated and measured S parameters of a set 
of passive structures, which included TLs, meandered TLs, metal lines without ground layer 
etc. The comparison of the simulated and measured results is important to verify simulation 
setup, i.e. substrate definition, simulation ports, mesh, but also the measurement setup and the 
deembedding procedure. 
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a) 
 
b) 
Figure 5. 12 a) Micrograph of the test structures b) Micrograph of the meandered TL. 
Momentum allows description of planar substrates only. This is a problem for the top metal 
layer (TM2) for IHP technology, because the top SiO2 layer is not flat but simply covers the 
top metal layer (see Figure 4. 29a). In such cases substrate definition is modified and 
presented as planer (Figure 4. 29b). This is not a problem for the PA design, because there are 
no structures with side coupling, as is the case for the image rejection filter. 
Layout of the fabricated test structures is shown in Figure 5. 12a. Layout of the meandered 
TL4 is shown in Figure 5. 12b. The line is in Top Metal1 layer and ground layer in Metal1. 
The line is app. 400 µm long and 7 µm wide (50 Ohm TL). 
 
Chapter 5   Power Amplifier 
 
 109 
 
Figure 5. 13 Comparison of measured and simulated S21 parameter of the meandered line in 
the TM1. 
Figure 5. 13 shows the comparison of the measured and simulated S21 parameter from dc to 
110 GHz. We can see that the simulation results match well with the measurement and very 
well up to 60 GHz, which was the most important for the application. Other structures show 
good matching as well. 
5.4. Power Amplifier Design in the 60 GHz Range 
5.4.1. PA System Requirements 
The required PA performance was analyzed in the second chapter. The conclusions are here 
restated. The PA has to provide high linear output power, at least 10 dBm, but more is highly 
desirable because it directly improves the performance of the whole communications system. 
The gain has to be at least 25 dB, but several dBs more of gain is an advantage – they serve as 
a reserve against gain drop due to process variation or high temperature. The PA should be 
selective at the image frequency of 51 GHz, because the filter can’t provide sufficient image 
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rejection. Gain compression at 51 GHz, compared to 61 GHz should be at least 10 dB. Input 
and output matching is done for 50 Ω. 
Other parameters such as saturated output power are not very important. The chip has only 
passive cooling. This limits maximum power consumption due to self heating effect. 
5.4.2. PA Schematic Design 
P1dB (or Psat) is usually the most important PA parameter, and it is a vital parameter for the 
performance of the whole wireless system. The design of a PA at 60 GHz is centred around 
optimizing the last stage for maximum output power, P1dB (or Psat), because at high 
frequencies HBT transistors have limited performance (lower breakdown voltage – lower 
voltage swing) limiting the output power. The design entails making several decisions 
regarding technology, PA topology, PA class, possible power combining. Then it can move 
on to the schematic optimization, layout drawing and post-layout simulations. This phase is 
usually iterative, because schematic simulations can’t include the layout effects, and have to 
be redone when the layout is ready. Different optimizations may be necessary to improve PA 
performance regarding some parameter (output power, gain, input/output matching, PAE, 
layout size…). 
The following decisions were made for the fabricated PA: 
• Technology choice. The used technology is IHP’s SiGe:C BiCMOS H1 
technology. It is used for the whole circuitry, and this decision was made on the 
beginning of the WIGWAM project. 
• PA topology. Knowing that the HBTs have limited performance regarding the 
output power, PA topology had to offer good performance regarding the output 
power. There are two obvious candidates regarding the choice for PA topology: 
common emitter and cascode. Common emitter allows operation under low supply 
voltage, but cascode allows much large voltage swing at the output, because 
collector-base breakdown voltage (for common base) is much larger than collector-
emitter breakdown voltage (for common emitter). For IHP HBTs, BVCBO is 4.5 V 
and BVCEO is 1.9 V. To achieve the same output power as cascode, common emitter 
topology has to use transistors with more fingers or more transistors in parallel. 
However, the number of parallel transistors that can efficiently used is limited, as 
was discussed in the section on power combining techniques. This means that 
higher output power can be achieved with the cascode for the same efficiency. 
Another important point is that the PA has differential topology. Differential PA has 
up to 3 dB more power, which is combined using a differential antenna. Differential 
topology also has common-mode noise rejection and for a symmetrical layout 
inherent ac ground for the differential signal on the symmetry line. 
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• PA class. As pointed out earlier, the application of interest in our case is 
amplification of an OFDM signal, which is sensitive to nonlinear distortion, 
meaning that the design will focus on optimizing the PA for the maximum P1dB. 
Class A was chosen because it offers the highest linear output power. 
• Power combining. Simulations showed limited output power even with the largest, 
size 8, HBT transistor npn201_8. As discussed in the section on power combining, 
the number of parallel transistors or amplifiers that can be combined with 
reasonable efficiency is very limited. Apart from the limiting factors mentioned in 
the power combining chapter, one more is important in our case. We have a fully 
integrated transmitter, mounted on a board with only passive cooling, and self 
heating is an important factor here. Increasing the number of the transistors in the 
output stage leads to higher power dissipation and self heating. Rising temperature 
reduces both the gain and the output power of the PA. Simulations showed that a 
good compromise between maximizing the output power and keeping reasonable 
PAE is 4 parallel npn201_8 transistors in the last stage for each output, i.e. 8 
transistors for the differential output. 
 
Figure 5. 14 Simplified ADS schematic used to simulate the optimum output impedance for 
P1dB power level. Each transistor in the schematic represents four transistors with eight 
fingers. The encircled resistor R2 is used to model the double power consumption and related 
self heating in the differential circuit. 
The program used for the simulations is Agilent’s ADS (Advanced Design System). The 
schematic used to test the performance of the last stage is shown in Figure 5. 14. At this 
design stage, biasing was ideal – with ideal current and voltage sources and dc block and feed 
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elements. Each transistor in the schematic represents four parallel transistors (multiple factor 
of 4). 
S-parameter simulation showed that the cascode transistors are potentially unstable at lower 
frequencies. The circuitry added to stabilize the transistor is shown in the schematic. The 
circuitry has almost no effect on the S-parameters at 60 GHz. It was later removed, because 
the output matching structure stabilizes the cascode at low frequencies. 
Figure 5. 15a shows the load impedances in the Smith chart that P1dB was simulated for. 
For each of the shown load impedances, optimum input source impedance was found and 
P1dB calculated. The results of these simulations are power contours in Figure 5. 15b. 
 
a) 
 
b) 
Figure 5. 15 a) The marked points in the Smith chart represent the values of the load 
impedance for which the P1dB was simulated. b) Power contours representing the load 
impedances for optimal P1dB (14.52 dBm) and 1,2,3 and 4 dB lower P1dB values. 
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After optimizing the quiescent points of the transistors, for the supply voltage of 4 V, the 
collector current of one transistor is 15 mA. The resulting maximum P1dB is 17.51 dBm, 
which corresponds to 20.51 dBm for the ideal differential case. 
It is of interest to see how this maximum output power of 20.51 dBm is reduced as ideal 
assumptions are replaced with real ones in the simulation. Firstly, differential circuit has 
double power consumption, and hence, more self heating. To simplify the simulation, double 
power dissipation is introduced with an additional resistor with the same current and 
dissipation as the transistors (see Figure 5. 14). The differential P1dB is reduced in simulation 
to 20.05 dBm. 
The next assumption is that the simulation temperature is not 25 °C, but 80 °C. The value 
of 80 °C is not calculated, but pessimistically estimated based on previous experience with 
chips of similar size, power consumption and boards used for mounting. The chip size and 
power dissipation referrer to the whole transmitter chip, rather than just the PA. With the 
environment temperature of 80 °C, the differential P1dB is reduced to 18.67 dBm. 
The connections between the transistors are ideal. After putting the transistors in the layout, 
and drawing the connections, the connections are simulated with the EM simulator 
Momentum, which is part of the ADS. The transistors are then simulated with these 
connections, and the resulting differential P1dB is further reduced to 17.52 dBm (see Figure 
5. 15b). The optimum output impedance is also slightly changed. 
The P1dB has so far been reduced by 3 dB compared to the ideal case. Further reduction of 
the P1dB is expected in the real output matching network, after adding additional stages for 
more gain, and finally due to the imperfect antenna matching. 
Vcc_PA
Output
Input x4
x4
x2
x2
x1
x1
bias2 bias2 bias2
bias1bias1 bias1
 
Figure 5. 16 Simplified PA schematic showing one half of the differential PA topology. 
The amplification from one cascode stage of approximately 11 dB is too small, and three 
stages are required to achieve minimum 25 dB of gain. As discussed in the section on the 
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linearity of cascaded amplifiers, cascading amplifier stages lowers the P1dB of the whole 
amplifier. Table 5. I shows that for three stages, gain of 10 dB per stage and P1dB difference 
between consecutive stages of 3 dB, total P1dB will be reduced by 0.66 dB. To achieve 3 dB 
P1dB difference between stages, second PA stage has half the number of parallel transistor 
(i.e. two), and the first stage half of that – i.e. one transistor. Half of the transistor number 
gives half of the current and with the same voltage swing results in half of the P1dB power, 
i.e. 3 dB less. 
The three-stage PA topology is shown in Figure 5. 16. Only one half of the differential PA 
is shown – for simplicity. There are no current sources in the emitter branch, making the PA 
pseudo differential. The current sources are omitted to increase the voltage headroom and 
reduce the power consumption/self heating. The common mode rejection is not required from 
the PA – because very low common mode signal is expected at the input (ideally zero), and 
the on-board antenna is differential Vivaldi, with inherent common mode rejection. The PA 
layout is, however, optimized for the differential gain, and the PA exhibits limited common 
mode rejection in the measurements. 
The next step is design of the output matching network, which will provide the simulated 
optimal load impedance for the transistors. After analyzing different matching structures, the 
L-C matching structure shown in Figure 5. 16 was chosen. This L-C structure is also used for 
inter-stage and input matching due to its advantageous characteristics. It is chosen because it 
performs different functions and has advantageous characteristics: 
1. It performs the output, input and inter-stage matching. 
2. Calculated values for the Ls and Cs are easy to realize. Inductors are around 60 pH 
and the input inductor 120 pH. These values are easy to realize, and have good Q 
factor. Capacitors have values around 100 fF – also easy to realize. 
3. The matching structures can be easily realized as symmetric with ac ground on the 
symmetry line of the PA layout. 
4. It feeds the dc current to the transistors, replacing the ideal dc feed element in 
Figure 5. 14. 
5. It performs ac coupling at the output, input and inter-stage, replacing the ideal dc 
block elements in Figure 5. 14. 
6. The inductors in the collector branch have small inductance, and are for lower 
frequencies effectively short. The simulation shows that they stabilize the cascode 
for lower frequencies, replacing the stabilizing circuitry in Figure 5. 14. The 
stabilizing circuitry is hence removed. 
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7. The input inductor is shortened to the ground, and as such is an ideal ESD input 
protection. This is, however, not important for the integrated PA. 
The inter-stage matching is optimized for the PA frequency characteristic. It should be flat 
around 60 GHz, but it is desirable to have suppression of the image – at 51 GHz. The goal is 
at least 10 dB suppression of the image signal. The L-C matching structure is selective 
enough to achieve this goal easily. 
The PA has two supply voltages Vctrl_PA and Vcc_PA. Vctrl_PA controls the dc current 
of the transistors, by controlling the biasing of the common emitter transistors (bias1 – see 
Figure 5. 16). It draws a small current of 3 mA. Vcc_PA is connected to the collector 
branches of the common base transistors and to their biasing circuitry (bias2 – see Figure 5. 
16). Vcc_PA draws most of the current – approximately 200 mA. The PA is designed for the 
equal value for Vctrl_PA and Vcc_PA of 4 V, so that they could be connected. The voltages 
were separated so that the supply voltage (Vcc_PA) and the dc collector current can be set 
separately for measurements tests. 
5.4.3. PA Layout and Post-layout Simulation 
Drawing the layout for a high frequency circuit is often not easy, and involves different 
challenges. The goal is to create the layout that corresponds to the schematic. The layout 
components, however, suffer from unwanted parasitics (capacitance or inductance) and 
mutual coupling, which are not present in the schematic. Parasitics are especially important at 
high frequencies such as 60 GHz where, for example, a small capacitance of 5 fF has 
impedance of just 500 Ω. Such capacitance in an oscillator core can cause large oscillation 
frequency shift. 
Another common problem is that certain schematic elements are either too big or too small 
when realized in the layout. In these cases, one has to often re-simulate the schematic and try 
to find structures that are easier for layout realization. The big structures require not just more 
area, but often need to be placed further away from the circuit core and connected with long 
lines, which then have to be modelled. As for the small elements, they are very sensitive to 
parasitics and process variations. If a capacitor is very small, it can be exchanged with two 
double size capacitors placed in series. This will make the total capacitance more robust to 
parasitics and process variations. 
Due to these problems, making the layout is usually an iterative process. The schematic 
may have to be changed to facilitate making the layout, or a necessary long connection in the 
layout has to be introduced in the schematic. Both require schematic re-simulation. 
The layout should be simulated (EM simulation), to include all parasitics and couplings. It 
is then imported in the schematic (as an n-port data file), and the whole circuit can be 
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simulated. The layout is often changed and re-simulated to optimize one or more circuit 
parameters. 
For the PA presented in this chapter, the schematic had to be changed, because the stages 
were too close causing strong inter-stage coupling and concentrating power dissipation in a 
small area. To alleviate these problems, the stages were separated by 200 µm and connected 
with TLs. The TLs were introduced in the schematic and it was re-optimized. 
The layout was made in stages. The layout is drawn and the output matching structure, 
together with the output pad is simulated in the Momentum. The simulated structure is then 
simulated in the schematic together with the lumped elements (capacitors). The resulting S-
parameters are compared with the S-parameters of the output matching structure from the 
schematic. If the matching is not good, the layout is optimized and re-simulated. Figure 5. 17 
shows the comparison of S-parameters from the output matching structure in the schematic 
and from the layout, which includes the pad and transmission line to the pad. S11 shows the 
impedance seen by the transistor, and S22 the impedance at the output pad. This kind of 
procedure is done for both inter-stage matching structures and the input matching structure. 
 
Figure 5. 17 Comparison of the simulated S-parameters of the output matching network with 
the output transmission line and the RF pad in the schematic (lumped elements) and layout 
(distributed elements). 
Another very important aspect of drawing the PA layout is assuring that the PA has good 
ground connection. This is not so problematic for the on-wafer measurements of the PA, but it 
is critical when the PA is integrated in the transmitter. The transmitter will be mounted on a 
board and bonded. Bondwires have minimal length of 500 µm, which corresponds to 
inductance of 500 pH. At 60 GHz this is impedance of 188 Ω. This is very large impedance 
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and the circuit would not work with such ground connection. The inductance would also most 
likely make the PA unstable. 
Two measures are taken to improve the ground connection. One is related to the TX layout, 
and it involves placing many ground pads in the layout. Having many ground bondwires 
reduces the impedance of the ground connection. The second measure is to create a 
symmetrical PA layout, such that the symmetry line plays the role of the ac ground for the 
differential signal. If we take a look at the single-ended PA schematic in Figure 5. 16, we see 
that good ground is needed for the RF signal at the emitters (of the common emitter 
topology), at the inductors in the collector branches (Vcc_PA is ground for the ac signal) and 
at the bases of the common base transistors. This means that these points need to be close to 
the symmetry line in the layout, so that the current of the differential signal flows from one 
half of the PA into the other. In the ideal case there should be no RF current flowing into the 
ground, creating no ac voltage drop on the bondwires. 
Symmetry Line
Matching inductors
Input
Input
Output
Output
Vctrl_PA Vcc_PA
 
Figure 5. 18 Power amplifier layout 
 
Figure 5. 19 Structure for ADS Momentum EM simulation. Green is top metal layer; blue is 
one metal layer lower. 
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PA layout is shown in Figure 5. 18. The red line shows the symmetry line in the layout. The 
inductors from the matching structures are realized as bent lines, so that they end at the 
symmetry line. The transistors are also placed close to the symmetry line, so that the emitters 
and bases have short connections. 
The PA layout was in the end simulated to check the performance and to make sure that the 
whole PA is stable. Figure 5. 19 shows the structure that was simulated in Momentum. This is 
a simplified layout, because simulating the whole PA layout with all connections and vias 
would require much larger computer resources than were available, and not all connections 
are required for the analyses. Part of the stability check is to simulate whether there is any 
possibility of oscillations on the power supply lines. This is done by performing the S-
parameter simulation when the ports are connected to the supply lines (Vctrl_PA and 
Vcc_PA) and the input and output are terminated with 50 Ω [5.3]. This simulation also 
showed unconditional stability of the PA. 
5.5. Power Amplifier Measurement 
The PA was first measured on-wafer. After that it was integrated in the transmitter and the 
transmitter was mounted on the Rogers board and bonded. The output power of the 
transmitter board was measured, and by doing so the PA output power on-board performance 
was measured. The temperature measurement of the transmitter board with an IC camera was 
also done. Finally the PA is compared with the state-of-the-art of mm-wave PAs fabricated in 
SiGe and CMOS technologies. 
The chip photo of the fabricated PA is shown in Figure 5. 20. Chip dimensions are 
1×0.58 mm2 = 0.58 mm2, with pads, and 0.7×0.3 mm2 = 0.21 mm2 without pads. 
5.5.1. Measurement Setup 
The stand-alone PA was measured only on-wafer. Two measurement setups were used. 
Figure 5. 21 shows the setup for the measurement of S-parameters. It characterized the PA for 
the small signal operation. The Agilent 8510XF vector network analyzer offers single-ended 
measurements up to 110 GHz. The setup uses Picoprobe RF probes with 1mm coaxial 
connector for the input and output signals. 
Figure 5. 22 shows the measurement setup for the measurement of the saturated output 
power and P1dB. Agilent E8257D PSG analog signal generator (up to 70 GHz) is used for the 
input signal generation. The setup uses Picoprobe RF probes with V-band (50-to-75 GHz) 
waveguide connector for the input and output signals. The output probe is connected to the 
Agilent V-band V8486A power sensor with waveguide input. The sensor is further connected 
with the Agilent E4419B power meter. Measuring output power level with the power sensor 
and power meter is the most accurate approach. The measured value needs to be corrected by 
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only the value of the output probe insertion loss. Output power could also be measured with 
the network analyzer, but the input power level is often not sufficient, the network analyzer 
input can be damaged by the strong output signal, and the accuracy is lower compared with 
the power sensor method. 
 
Figure 5. 20 Power amplifier chip photo. 
DUT
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RF Probe
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Figure 5. 21 Small-signal S-parameter measurement setup for on-wafer measurement. The 
DUT is the power amplifier. 
The PA output spectrum is also checked for any oscillations with the R&S FSEM30 
spectrum analyzer. The analyzer uses special external mixer for the V-band range with the 
waveguide input. 
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Figure 5. 22 Large-signal measurement setup for on-wafer measurement. The DUT is the 
power amplifier. 
5.5.2. Measurement Results 
The PA was measured for the supply voltage of 4 V and dc current of 200 mA – 800 mW 
power consumption; and for the supply voltage of 3.7 V and dc current of 162 mA – 600 mW. 
Measured and simulated S-parameters for 800 mW power consumption are shown in Figure 
5. 23 and Figure 5. 24. 
 
Figure 5. 23 Comparison of measured and simulated S21 and S12 parameters. 
Chapter 5   Power Amplifier 
 
 121 
 
Figure 5. 24 Comparison of measured and simulated S11 and S22 parameters. 
The PA has high gain of 33 dB at 61 GHz It exhibits image rejection at 51 GHz with 
respect to the signal at 61 GHz of 20 dB (Figure 5. 23). Isolation is very good (better than –
40 dB up to 65 GHz). These results are in good agreement with simulation results, which 
confirms that the small signal models and EM simulation are accurate enough. Small signal S-
parameters do not change much for smaller power consumption (600 mW) – amplification 
peak is approximately 2 dB lower. 
S-parameters were also measured while probing the input pad of the one half of the 
differential circuit and the output pad of the other half of the differential circuit. The measured 
gain at 61 GHz is 30 dB – i.e. 3 dB lower than when the corresponding output is probed. 
Assuming that probing one input corresponds to probing both inputs lets us calculate the 
differential and common mode amplification and CMRR. If one half of the input signal is the 
differential signal and the other half the common mode signal, at one input they are in phase 
(adding power) and at the other input out of phase (cancelling each other). The measured 
amplifications are then in one case the sum and in the other case the subtraction of the 
differential and common mode amplifications. The calculation shows that the differential gain 
is 34.7 dB, common mode gain is 19.3 dB and CMRR is 15.4 dB. These values should be 
taken only as approximate ones, because the assumption under which they were calculated 
does not correspond to the real case. 
The Agilent network analyser can generate input signal up to –7 dBm, which in 
combination with strong PA amplification allows measurement of the PA P1dB with this 
setup (Figure 5. 21). Input power sweep measurements at 61.5 GHz and 65 GHz are show in 
Figure 5. 25 and Figure 5. 26. PAE measured for the input power sweep at 61.5 GHz for 
power consumption of 600 mW is shown in Figure 5. 27. Summary of measured results in the 
frequency range from 59 to 66 GHz for 800 and 600 mW power consumption are shown in 
Table 5. II and Table 5. III, respectively. The values for the saturated output power shown in 
these tables are measured using the power sensor (Figure 5. 22). Figure 5. 28 shows the 
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measured AM-to-PM distortion of the PA at 61.5 GHz. The plot represents the relative shift 
of the phase of the S21 parameter measured for the input power sweep. 
 
Figure 5. 25 PA output power and gain vs. input power at 61.5 GHz for 800 mW power 
consumption. 
 
Figure 5. 26 PA output power and gain vs. input power at 65 GHz for 800 mW power 
consumption. 
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Figure 5. 27 PA power-added efficiency at 61.5 GHz for 600 mW power consumption. 
Maximum PAE of 10.2 % is reached for input power of –3 dBm. 
 
Freq. [GHz] Max Gain [dB] P1dB [dBm] Psat [dBm] PAE [%] 
59 30.7 12 17 6.3 
60 32.4 11.7 17.4 6.9 
61 32.9 12.8 17.8 7.5 
61.5 31.7 13.6 17.9 7.8 
62 30.5 14 18.2 8.2 
63 28.9 15.2 18.5 8.9 
64 26.4 16.1 18.7 9.4 
65 24.8 17.2 18.9 9.8 
66 22.8 17.1 19.1 10.2 
Table 5. II Measured PA performance for 800 mW power consumption. 
Tables 5. I and II show large change in P1dB with the frequency. This is the result of the 
single-ended measurement of the differential circuit, which effects the P1dB measurement. 
The measurement of the saturated output power of the whole TX chip (effectively of the 
integrated PA) is shown in Figure 5. 29. The integrated PA has differential input and output 
(differential on-board Vivaldi antenna). The measurement shows that the PA gives the highest 
differential output power of app. 20 dBm at 59 GHz. The P1dB is approximately 3 dB lower, 
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i.e. 17 dBm. There are two main reasons for the different results of the on-wafer measurement 
and the on-board measurement. One is that the on-wafer measurement is single-ended and the 
on-board measurement is differential. The other is that the antenna matching is narrow band – 
simulated for 60 GHz. We should also keep in mind that the integrated PA works at higher 
temperature compared with the on-wafer PA (see temperature measurement of the TX board 
in Figure 5. 30), that the ground connection is not as good as for the on-wafer measurement 
and that the antenna matching doesn’t provide exactly 50 Ω matching. 
 
Freq. [GHz] Max Gain [dB] P1dB [dBm] Psat [dBm] PAE [%] 
59 29.9 12.3 17 8.5 
60 31 12 17.4 9.2 
61 30.7 13.2 17.7 10 
61.5 29.4 13.5 17.9 10.2 
62 28.3 14 18 10.6 
63 26.8 14.3 18.3 11.2 
64 24.7 14.6 18.3 11.3 
65 23.2 15.3 18.4 11.4 
66 21.4 15.5 18.4 11.5 
Table 5. III Measured PA performance for 600 mW power consumption. 
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Figure 5. 28 Measured AM to PM distortion of the PA. 
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Figure 5. 29 Saturated output power at the output of the TX (PA) versus IF input frequency 
from 1 to 10 GHz. The PLL up-conversion frequency is 56 GHz resulting in the output 
frequency range of 57 to 66 GHz. 
 
Figure 5. 30 Temperature measurement on the TX board done with an IC camera showing 
chip temperature of 60,6ºC. 
5.5.3. Comparison with the State-of-the-Art 
A large license free ISM band of 7 GHz, centered around 60 GHz, offering an opportunity 
for wireless communication with data rate of more than 1 Gbit/s, has been the driving force 
for the development of the 60 GHz communication systems. Advances in SiGe 
Bipolar/BiCMOS technologies, with hetero-junction bipolar transistor (HBT) cut-off 
frequencies as high as ƒT/ƒmax = 300/350 GHz, made them competitive with III/V 
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technologies for this frequency range. The increase in ƒT/ƒmax of HBTs has a consequence in 
reduction of breakdown voltages (BVCEO and BVCBO). This and relatively low amplification at 
these frequencies, make achieving high output power – the main purpose of a PA – 
challenging. Fully integrated 60 GHz chipsets in BiCMOS technologies for wireless 
communication with data rates in the order of 1 Gbit/s have already been reported [5.4], [5.5]. 
Freq. 
[GHz] 
Technology 
[µm] 
ƒT/ƒmax 
[GHz] 
Mode of 
operation 
Max 
Gain 
[dB] 
P1dB 
[dBm] 
Psat 
[dBm] 
Peak 
PAE 
[%] 
Reference 
61.5 SiGe 0.25 200/200 differential 31.7 13.6 17.9 7.5 This PA [5.17] 
65 SiGe 0.25 200/200 differential 24.8 17.2 18.9 9.8 This PA [5.17] 
60 SiGe 0.13 200/240 differential 18 13.1 20 12.7 [5.6] 
60 SiGe 0.18 130/120 balanced 12 11.2 15.8 16.8 [5.7] 
61.5 SiGe 0.13 285/207 differential 12 8.5 14 4.2 [5.8] 
77 SiGe 0.13 175/265 differential - - 18.5 5.4 [5.9] 
77 SiGe 0.13 285/207 single-
ended 17 14.5 17.5 12.8 [5.10] 
77 SiGe 0.13 200/240 differential 6.1 11.6 12.5 2.5 [5.11] 
58 SiGe 0.13 200/240 single-
ended 4.2 - 11.5 20.9 [5.12] 
85 SiGe 0.13 285/207 single-
ended 8 - 21 3.4 [5.13] 
60 CMOS 0.09 - diff.-to-
single 5.5 9 12.3 8.8 [5.14] 
60 CMOS 0.09 - single-
ended 8.3 8.2 10.6 5 [5.15] 
52 CMOS 0.09 180/107 single-
ended 25 5 8 7 [5.16] 
Table 5. IV Comparison of mm-wave power amplifiers. 
A number of papers on PA in SiGe design for 60 and 77 GHz (automotive radar) has been 
presented [5.6] – [5.13], with P1dB as high as 14.5 dBm [5.10] and maximum saturated 
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output power of 20 dBm [5.6]. PAs in CMOS have also been presented [5.14] – [5.16], but 
with considerably lower performance compared with SiGe PAs (P1dB of 9 dBm and Psat 
12.3 dBm). Table 5. IV presents the comparison of the mm-wave PAs, which were presented 
before this PA was published. This PA has the highest reported P1dB, at the time it was 
published. It also has the highest gain, but the peak PAE is lower due to class A operation and 
power hungry first two stages. The on-board TX measurements have also shown saturated 
power of 20 dBm and P1dB of 17 dBm at 60 GHz. 
We should also notice that the work on achieving higher output power has since been 
focused on using beam forming and power combining in the air, rather than using larger 
number of transistors and amplifiers for the on-chip power combining. 
5.6. Summary 
This chapter presents the design of a 60 GHz PA in the IHP 0.25 µm SiGe:C BiCMOS 
process with ƒT/ƒmax = 200/200 GHz. The theory of a PA design was addressed with an 
emphasis on the aspects that are the most important for a mm-wave PA design. Stability 
issues and nonlinearities of a single stage and cascaded PA have been presented. 
Two main power combining techniques of paralleling transistors or amplifiers have been 
presented. Both have limited power combining capacity for high frequencies and integrated 
solutions. For higher number of parallel transistors or amplifiers the efficiency drops and self 
heating reduces output power. Self heating is a limiting factor for an integrated PA with only 
passive cooling. 
Modeling of passive structures was presented, as well as the test structures used to verify 
EM simulations and measurement procedure. 
The procedure of the PA design was presented. The differential cascode PA topology was 
chosen with class A operation and power combining of paralleling transistors was 
implemented. PA simulations for the maximum P1dB were presented and the effects that 
degrade it by 3 dB were analyzed. 
Difficulties related to crating a mm-wave layout from schematic were discussed. The layout 
is drawn and optimized in an iterative design procedure and post layout simulation was done. 
The PA features a symmetrical layout, which inherently gives ideal ac ground on the 
symmetry axis. This is very important for an wire-bonded chip working on high frequencies, 
where ground connection via bond wires is poor. 
The measured PA had the highest reported P1dB of 17 dBm when it was published. 
Saturated power is 18.7 dBm at 61.5 GHz and maximum 19 dBm at 66 GHz. Measured 
amplification is 33 dB at 61 GHz. On board TX measurements of have shown saturated power 
of 20 dBm and P1dB of 17 dBm at 60 GHz. PA image rejection is as high as 20 dB at 51 GHz 
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which is 10 dB better than required. Compact differential design resulted in small size of 
1 mm×0.6 mm=0.6 mm2 with pads. Maximum PAE is 7.8% for 800 mW power consumption, 
and 10.2% for 600 mW. 
 
 
Chapter 6    Transmitter Integration 
 
 129 
 
Chapter 6 
 
Transmitter Integration 
 
 
 
 
 
 
 
 
 
6.1. Introduction 
In this chapter the integration of TX chips is presented and the most important aspects 
related to the integration and board design are discussed. All three TX versions are presented 
with their measurement results. The simulated and measured link budget are compared. The 
achieved results are compared with the state-of-the-art. 
6.2. TX Integration and Board Design 
Before integration, TX components have to be simulated together. Different simulations 
regarding the frequency characteristic and output power are performed for each TX version. 
The PLL is, however, not simulated together with the rest of the TX, because the time domain 
simulation for the PLL settling would take too much time. The PLL settling is simulated 
separately, and in the TX simulations the PLL is replaced by its VCO or ideal signal source. It 
should be said here, that the TX simulations serve to check that all components work well 
together. Their performance parameters have earlier been calculated, and there shouldn’t be 
any need for their optimization in this design stage. 
The material used for the board is Rogers3003. It has low loss and low electric permeability 
at 60 GHz. Since the thickness is just 125 µm, another layer of FR4 was used for mechanical 
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stability. FR4 thickness is 1200 µm. Both Rogers and FR4 have top and bottom metal 
(copper) layer. These two boards are connected with 100 µm thick layer of Prepreg. 
As mentioned in the PA chapter, the TX and especially the PA require good on-chip ground 
for good operation. To achieve this the ground connection needs many short bondwires. The 
TX chip has as many ground pads as possible. To reduce the bondwire length, the chip is 
placed in a cavity. The chip is thinned (to 250 µm) so that the pads are in the same level as the 
top metal on the board. The cavity is encircled with a ground ring to achieve minimum 
bondwire length. Figure 6. 1 shows a close-up photo of a bonded TX chip. The cavity reaches 
the top FR4 metal layer, which is a ground layer. Cavity walls are metallized, so that the 
ground ring has good and broad ground connection to a ground plane. 
Top FR4 metal layer is also used to conduct heat from the chip. It is connected with the 
bottom metal plate (bottom FR4) with many vias so that the heat can be radiated on the other 
side of the board. Figure 5. 30 is a thermal photo of a TX board, showing TX chip 
temperature and how the heat is conducted away from the chip. 
 
Figure 6. 1 Close–up photo of a bonded TX chip. 
6.3. Measurement Results 
TX chips were measured only on-board. The chips are big, and the lack of appropriate 
probes made on-wafer measurement impossible. The chips were first tested with a sinus 
signal. The boards were then measured together with RX boards for maximum data rate and 
distance. 
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6.3.1. TX Version I Measurement Results 
Figure 6. 2 shows TX version I chip photo with marked TX components. Chip size is 
1.8×1.6 = 2.88 mm2. The transmitter consumes 1150 mW from 3.7, 3.5, 3, 2.6 and 2.5 V 
supplies. Figure 6. 3 shows an assembled TX board with single-ended Vivaldi antenna. 
The chip was first measured with a sinus signal. The chip worked well, but there was a 
problem with the PLL locking when the PA was on. The supply voltage of the dividers had to 
be fine-tuned in order to make the PLL lock. This problem was solved in the next version by 
separating PLL ground from the rest of the chip. 
The influence of ground connection was also tested. When only a few long bondwires are 
bonded, output power of the chip is much reduced – around 10 dB. This effect was also 
present for the TX version II, but the power drop was smaller – around 4 dB. This is because 
the TX version II is fully differential, and the PA has virtual ground on the symmetry line. 
Figure 3. X shows the measured phase noise. The measured image-rejection is better than –
40 dBc. 
 
Figure 6. 2 Version I transmitter chip photo. 
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Block diagram of the measurement setup is shown in Figure 6. 4. A photo of the 
measurement setup in a laboratory is in Figure 6. 5. 
 
Figure 6. 3 Transmitter board photo with chip close-up. 
 
 
Figure 6. 4 Analog front-end measurement setup. 
 
Data transfer with 360 Mbit/s over 5 meter distance is achieved. OFDM signal with QPSK 
modulation scheme and ¾ coding was used. Figure 6. 6 shows the measured constellation 
diagram. This TX was presented in [6.1]. 
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Figure 6. 5 Version I AFE measurement setup photo.  
 
Figure 6. 6 Constellation diagram for QPSK, ¾ coding, OFDM signal with 360 Mbit/s data 
rate over 5 m distance. 
6.3.2. TX Version II Measurement Results 
Figure 6. 7 shows TX version II chip photo with marked TX components. The chip is larger 
than version I, because it has two filters. The size is 2.5×1.6 = 4 mm2. It consumes the same 
power: 1150 mW. 
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The tests with a sinus signal showed proper functioning of the chip. Phase noise is the same 
as for the previous version. Image-rejection is below –40 dBc. Figure 5. 29 shows measured 
saturated output power for input frequency from 1 to 10 GHz. P1dB at 60 GHz is 17 dBm. 
Chip’s temperature was measured with an IC camera (see Figure 5.30). The measured 
temperature is 60.6°C. 
 
Figure 6. 7 Fully differential version I transmitter chip photo. 
 
Figure 6. 8 Block diagram of the asymmetric dual-band demonstrator.  
The TX was measured with a commercially available UWB system. The setup is presented 
at Figure 6. 8. It is an asymmetric demonstrator with a 60 GHz link in one direction, and a 
UWB link in the other direction. The UWB system has three channels – at 3, 4 and 5 GHz. 
Measured results for minimum and maximum distance for different data rates are presented in 
Figure 6. 9. The system was successfully tested for video transmission (video data rate 
10 Mbit/s) up to 15 meters. The system worked better when both links were at 60 GHz, and 
video transmission was possible up to 60 meters. This was the case because the automatic 
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gain control (AGC) in the UWB boards was designed for equal channel in both directions. 
The system was presented in [6.2]. 
 
Figure 6. 9 Maximum and minimum distance of communication for different data rates. 
6.3.3. TX Version III Measurement Results 
 Figure 6. 10 shows TX version III chip photo with marked TX components. Although the 
chip contains the IF circuitry, it is smaller than version II, because the filters for this IF are 
much smaller. The TX size is 2.1×1.5 = 3.15 mm2. It consumes 1300 mW from three different 
supplies: 3.7, 3.3 and 2.5 V. This chip has SPI control of I and Q mixer gain and the sideband 
suppression. 
Sinus tests shows proper functionality. The measured phase noise at 1 MHz offset is –
94 dBc/Hz. The image is below the noise level of the spectrum analyzer, which means that the 
image-rejection is better than –50 dBc. The output power and P1dB are on the level of the 
previous TX version, because the PA and the antenna are the same. 
The TX was measured in a loop: Matlab – Tektronix AWG generator – TX – RX – Agilent 
oscilloscope – Matlab. Matlab gives OFDM frames information to the AWG, which generates 
the frames and feeds them to the TX. The received signal is fed from the RX to the 
oscilloscope, and the sampled signal is analyzed by Matlab. Data transmission of 3.6 Gbit/s 
(4.8 Gbit/s raw – i.e. with coding) was demonstrated over 15 meters with zero FER. The FER 
was measured for 2000 frames. The OFDM signal used 16QAM modulation scheme with ¾ 
coding. SNR measured over 15 m was 10.2 dB, over 10 m 12 dB and over 5 m 13.8 dB. 
Measured constellation diagrams are shown in Figures 6. 13, 14 and 15. A paper describing 
this TX version will be submitted to SiRF conference. 
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 Figure 6. 10 Version III fully integrated transmitter chip photo. 
 
 
Figure 6. 11 Fully mounted single-chip TX and RX board.  
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Figure 6. 12 Version III AFE measurement setup photo. 
 
Figure 6. 13 Constellation diagram for 16QAM, ¾ coding, OFDM signal with 3.6 Gbit/s data 
rate over 5 m distance.  
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Figure 6. 14 Constellation diagram for QPSK, 2/3 coding, OFDM signal with 1.6 Gbit/s data 
rate over 15 m distance. 
 
Figure 6. 15 Constellation diagram for 16QAM, ¾ coding, OFDM signal with 3.6 Gbit/s data 
rate over 15 m distance. 
6.3.4. Link-Budget Calculation for the Version III AFE 
The measurement results for the version III AFE are used here to calculate the link budget 
and to compare it with simulation. We will use measurement results for 5 and 15 m distance 
with 16QAM modulation scheme and ¾ coding. Both measurements were done with the same 
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input level for the TX. This means that the SNR of the transmitted signal is the same for both 
measurements. Measured SNR over 15 m distance is 10.2 dB and from Equ. (2.4) we have: 
[ ] ( )( )kTBFPPdB TXNRXin += ,/log102.10   (6.1) 
Measured SNR over 5 m distance is 13.8 dB. Since the distance is 3 times smaller, PRX,in 
and PN,TX are 9 times higher, which gives: 
[ ] ( )( )kTBFPPdB TXNRXin += ,9/9log108.13   (6.2) 
RX noise figure is 8 dB, or linear 6.3. Bandwidth is 1.7 GHz, and RX temperature is 45 °C 
(T = 318 K). After solving the system with two unknowns (PRX,in and PN,TX) we get that the 
signal power at RX input is PRX,in = –61.1 dBm, and SNR at TX output is 14.5 dB. The TX 
output power PTX,out is than from Equ. (2.1):  
[ ] ( ) RXARXFSATXTXinRXoutTX LGdLGLPdBmP +−+−+= ,,   (6.3) 
TX and RX antennas are the same. Measured antenna gain at 60 GHz is 11.5 dBi. Loss of 
the RX and TX matching is estimated at 1 dB (somewhat more than ideal simulated case). 
Free-space loss over 5 m is 91.5 dB. TX output power is than calculated to be 9.4 dBm. The 
measured TX P1dB is 17 dBm, and simulated output back–off for 16QAM modulation should 
be 5 dB giving 12 dBm output power. The difference of 2.6 dB represents the implementation 
loss. It is relatively small, and it can said that the measured and simulated link–budget match 
well. 
We should keep in mind that all the measured values (TX P1dB, RX noise figure, antenna 
gain) have certain margin of error. Exact values of TX P1dB, RX noise figure change from 
chip to chip and antenna gain from antenna to antenna. Matching is also different for each 
board, because it uses bondwires, and they differ due to manual bonding. Furthermore, the 
free–space loss doesn’t take multipath into account, which can be both constructive and 
destructive. Consequently we can say that the difference of 2.6 dB between simulation and 
measurement is within the margin of error. 
6.4. Comparison with the State-of-the-Art 
The first 60 GHz integrated TX and RX chips were published in 2006, by IBM [1.10] and 
IHP [1.11]. The progress since then has been continuous, and three main trends can be 
observed: 
1. Increase in the performance, i.e. larger data rates and larger communication 
distance. 
2. Shift from SiGe to CMOS technology. The first published TX and RX chips were in 
SiGe, but the majority of the lately published 60 GHz chips are produced in CMOS. 
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3. Increase in the level of integration. Newer versions usually integrate IF circuitry and 
some even ADC and DAC. 
4. TX and RX feature beam-forming topology. Beam-forming is implemented to boost 
the link-budget and to allow NLOS communication. 
Table 6. I shows a comparison of the new version of AFE with version III TX with the 
state-of-the-art. Four reported systems have one TX and one RX antenna [6.3] – [6.6], and 
two systems implement beam-forming [6.6], [6.7].  
Beam-forming chips are much larger and consume much more power than the non beam-
forming ones. As such, they belong to a different class and shouldn’t be directly compared. 
The chipset in [6.7] has 16 elements (TX and RX each), but consumes 6.2W and has an area 
of 43.8 mm2. Detailed data rate measurements have not yet been published, except that the 
system can transmit 5.6 Gbit/s over an unspecified distance. 
The results that are presented here will be published in a paper submitted to SiRF 2011 
conference. 
Reference Technology [µm] Topology 
Power 
Dissipation 
[mW]  
Chip 
Area 
[mm2] 
Data 
Rate 
[Gbit/s] 
Max 
Distance 
[m] 
This work SiGe 0.25 Sliding IF TX: 1300 TX: 3.15 3.6 15 
[6.3] SiGe 0.13 Sliding IF TX: 822 RX: 547 
TX 6.4 
RX: 5.6 2 3.5 
[6.4] CMOS 65 nm ZIF 
TX&RX 
374 
TX and 
RX: 1.04 3.5 2 
[6.5] CMOS 90 nm ZIF 
TX&RX 
300 
TX and 
RX: 6.88 4 1 
[6.6] CMOS 90 nm ZIF 
TX&RX 
200 
TX and 
RX: 6.25 
3.5 
(raw) 
Cable 
connection 
[6.6] CMOS 90 nm 
Beamforming 
4 Elemnts N.A. 
TX: 17.5 
RX: 17.5 
15 
(raw) 
Cable 
connection 
[6.7] SiGe 0.13 Beamforming 16 Elements TX: 6200 TX: 43.8 5.6 N.A. 
Table 6. I Comparison of 60 GHz wireless communication systems. 
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6.5. Summary 
This chapter presented the most important aspects of TX integration. Measures taken to 
improve chip ground connection were explained. The effect of poor ground connection was 
observed in the measurement. A fully differential TX is less sensitive to poor ground 
connection. 
The disruptive PA effect on PLL locking was observed. The problem with solved by 
separating PLL ground from the ground of the rest of the chip, which includes the PA. 
PLL signal phase noise and image-rejection were measured. TX version II has measured 
Psat of 20 dBm, and P1dB of 17 dBm at 60 GHz. 
TX version III was used to for data transmission with data rate of 3.6 Gbit/s (with coding 
4.8 Gbit/s) over 15 meters. This is the best result in the class of 60 GHz AFEs without 
beamforming. 
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The large unlicensed 9 GHz band around 60 GHz is dedicated for wireless systems with 
data rates of several Gbit/s. The high data rate, high security of data transmission, and high 
frequency reusability make 60 GHz band attractive for many WLAN and WPAN application 
scenarios. High free-space loss at 60 GHz and relatively low speed of HBT and CMOS 
transistors for this frequency range make the design of a 60 GHz AFE a challenge. 
The goal set in this thesis is the analysis of the challenges and finding solutions for the 
design of mm-wave transceivers. The work presented in this thesis was focused on design of 
TX components, which are critical for the performance of the AFE. PLL phase noise was 
optimized, image-rejection filter and high P1dB PA designed. 
The PLL chapter presented basic PLL theory, and different PLL topologies that can be 
used: third order, forth order PLL and dual loop PLL. Recipes for calculation of PLL 
parameters were presented, including new optimized recipe for calculating PLL parameters of 
a forth order PLL. It was shown that by choosing ƒc/ƒPM = 2.2 (ratio of crossover frequency 
and maximum phase margin frequency) we can design PLL with better spur performance, 
lower LPF noise, smaller charge pump current or smaller capacitor size (for area reduction of 
integrated PLLs). Using this approach we can reduce spur by up to 10 dB. 
The image-rejection filter chapter analyzes the challenges related to the design of the 
integrated image–rejection filter. The previously published work on 60 GHz filters dealt with 
Glišić, Design of Fully Integrated 60 GHz OFDM Transmitter in SiGe BiCMOS Technology 
 
144 
on-board filters, where the achievable Q-factor is much higher than for the integrated filters. 
The analysis presented here is the first on integrated filters for 60 GHz range. 
The main problems related to the design of integrated filters arise from the low quality 
factor of the integrated resonators. The effects are high insertion loss and low selectivity. Two 
measures to reduce the insertion loss of the image–rejection filters were suggested. One is to 
design the filter as broadband. The lowest transmission pole should match the signal 
frequency. This measure deteriorates selectivity, so the minimum required image–rejection 
will limit the width of the passband. The second measure is to design the filter as broadband 
with most transmission zeros located at the passband of interest. This measure will improve 
both the insertion loss and the image–rejection. 
In the case when the image is far away from the signal (for IF 12 GHz) and when the filter 
requirement are not strict, the best option is to design a lumped element integrated filter. 
Lumped element filters are very small and can be optimized for very good insertion loss and 
return loss. 
The PA chapter presents the basic theory relevant for the design of a high P1dB PA. Power 
combining techniques are presented and their limits analyzed. The procedure of the PA design 
was presented. The differential cascode PA topology was chosen with class A operation and 
power combining of paralleling transistors was implemented. PA simulations for the 
maximum P1dB were presented. 
Difficulties related to crating a mm-wave layout from schematic were discussed. The layout 
is drawn and optimized in an iterative design procedure and post layout simulation was done. 
The PA features a symmetrical layout, which inherently gives ideal ac ground on the 
symmetry axis. This is very important for an wire-bonded chip working on high frequencies, 
where ground connection via bond wires is poor. 
The measured PA had the highest reported P1dB of 17 dBm in the class of SiGe Pas at 
60 GHz when it was published. 
This TX integration chapter presented the most important aspects of chip integration. 
Measures taken to improve chip ground connection were explained. The effect of poor ground 
connection was observed in the measurement. The measurements have confirmed that a fully 
differential TX is less sensitive to poor ground connection. 
PLL signal phase noise and image-rejection were measured. TX version II has measured 
Psat of 20 dBm, and P1dB of 17 dBm at 60 GHz. 
TX version III was used to for data transmission with data rate of 3.6 Gbit/s (with coding 
4.8 Gbit/s) over 15 meters. This is the best result in the class of 60 GHz AFEs without 
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beamforming. This result is a proof of a good functionality of the TX chip, and a proof that 
the solutions used in the TX design are effective. 
The future work will focus on the beamforming that will enable NLOS operation when the 
LOS is blocked. It is a challenging work that should result in a system that is capable of 
finding the optimum beam direction for the TX and RX with or without the LOS. 
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